English
Language : 

DS90UH927Q-Q1 Datasheet, PDF (49/68 Pages) Texas Instruments – 5-MHz to 85-MHz 24-Bit Color FPD-Link III Serializer with HDCP
www.ti.com
DS90UH927Q-Q1
SNLS433C – NOVEMBER 2012 – REVISED JANUARY 2015
Register Maps (continued)
ADD
(dec)
196
Table 5. Serial Control Bus Registers (continued)
ADD
(hex)
Register Name
Bit
Register
Type
Default
(hex)
Function
Description
0xC4 HDCP STS
7
R
0x00 I2C ERR HDCP I2C Error Detected
DET
This bit indicates an error was detected on the
embedded communications channel with the HDCP
Receiver. Setting of this bit might indicate that a
problem exists on the link between the HDCP
Transmitter and HDCP Receiver. This bit will be
cleared on read.
6
R
RX INT
RX Interrupt
Status of the RX Interrupt signal.
The signal is received from the attached HDCP
Receiver and is the status on the INTB_IN pin of the
HDCP Receiver. The signal is active low, a 0
indicates an interrupt condition.
5
R
RX Lock
DET
Receiver Lock Detect
This bit indicates that the downstream Receiver has
indicated Receive Lock to incoming serial data.
4
R
DOWN
HPD
Downstream Hot Plug Detect
This bit indicates the local device or a downstream
repeater has reported a Hot Plug event, indicating
addition of a new receiver. This bit will be cleared on
read.
3
R
RX DET
Receiver Detect
This bit indicates that a downstream Receiver has
been detected.
2
R
KSV LIST
RDY
HDCP Repeater KSV List Ready
This bit indicates that the Receiver KSV list has been
read and is available in the KSV_FIFO registers. The
device will wait for the controller to set the
KSV_LIST_VALID bit in the HDCP_CTL register
before continuing. This bit will be cleared once the
controller sets the KSV_LIST_VALID bit.
1
R
KSV RDY
HDCP Receiver KSV Ready
This bit indicates that the Receiver KSV has been
read and is available in the HDCP_ BKSV registers. If
the device is not a Repeater, it will wait for the
controller to set the KSV_VALID bit in the HDCP_CTL
register before continuing.
This bit will be cleared once the controller sets the
KSV_VALID bit.. The bit will also be cleared if
authentication fails.
0
R
AUTHED
HDCP Authenticated
Indicates the HDCP authentication has completed
successfully. The controller may now send video data
requiring content protection. This bit will be cleared if
authentication is lost or if the controller restarts
authentication.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: DS90UH927Q-Q1
Submit Documentation Feedback
49