English
Language : 

TLK3114SA_13 Datasheet, PDF (16/66 Pages) Texas Instruments – 10-Gbps XAUI Transceiver
TERMINAL
NAME
NUMBER
RDA[0:7]
C11, B11,
E12, D12,
C12, C13,
B13, A13
RDA8
B14
RDA9
A14
RDB[0:7]
RDC[0:7]
RDD[0:7]
C14, C15,
C16, C17,
D13, D15,
D16, E13
R14, R15,
R16, R17,
P13, P15,
P16, N13
R11, T11,
N12, P12,
R12, R13,
T13, U13
RDB8
E15
RDC8
N15
RDD8
T14
RDB9
E16
RDC9
N16
RDD9
U14
XGMII
NAME
RXD[0:7]
RXC0
N/A
Table 2−3. Parallel Data Terminals
TYPE
DESCRIPTION
HSTL/SST
L_2 output
Receive data terminals, channel A. Parallel data on this bus is valid on the rising and
falling edges of RCA.
These terminals have internal series termination to provide direct connection to a
50-Ω transmission line.
HSTL/SST
L_2 output
Receive data/K-flag, channel A. When CODE is low, this terminal is the ninth bit of
a received 8-b/10-b encoded byte. When CODE is high, this terminal acts as the
K-character flag. When this terminal is high, it indicates the data on RDA(0–7) is a
valid K-character. Data on this terminal is valid on the rising and falling edges of RCA.
This terminal has internal series termination to provide direct connection to a 50-Ω
transmission line.
HSTL/SST
L_2 output
Receive data terminal/error detect, channel A. When CODE is low, this terminal is
the tenth bit of an 8-b/10-b encoded byte. When CODE is high, this terminal goes
high to signify the occurrence of either a disparity error or an invalid code word during
the decoding of the received data. Data on this terminal is valid on the rising and
falling edges of RCA.
This terminal has internal series termination to provide direct connection to a 50-Ω
transmission line.
RXD[8:15]
RXD[16:23]
HSTL/SST
L_2 output
Receive data terminals, channels B–D. When PSYNC is low, parallel data on these
buses is valid on the rising and falling edges of the recovered data clock (RCB, RCC,
or RCD). When PSYNC is high, data on each bus is valid on the rising and falling
edges of RCA.
These terminals are series terminated to provide direct connection to a 50-Ω
transmission line.
RXD[24:31]
RXC1
RXC2
RXC3
N/A
HSTL/SST
L_2 output
Receive data/K-flag, channels B–D. When PSYNC is low, data on these terminals
is valid on the rising and falling edges of the recovered clock (RCB, RCC, or RCD).
When PSYNC is high, data on these terminals is valid on the rising and falling edges
of RCA.
When CODE is low, these terminals are the ninth bit of a received 8-b/10-b encoded
byte. When CODE is high, these terminals act as the K-character flag. When
asserted high, this indicates the data on RDx[0:7] is a valid K-character.
These terminals are series terminated to provide direct connection to a 50-Ω
transmission line.
Receive data terminal/error detect, channels B–D. When PSYNC is low, data on
these terminals is valid on the rising and falling edges of recovered channel clock
(RCB, RCC, RCD). When PSYNC is high, data on these terminals is valid on the
rising and falling edges of RCA.
HSTL/SST
L_2 output
When CODE is low, these terminals are the tenth bit of an 8-b/10-b encoded byte.
When CODE is high, these terminals provide an error detection flag. The error detect
is asserted high to signify the occurrence of either a disparity error or an invalid code
word during the decoding of the received data.
These terminals have internal series termination to provide direct connection to a
50-Ω transmission line.
2−3