CC2510_15 Datasheet, PDF (51/245 Pages) Texas Instruments – Low-Power SoC (System-on-Chip) with MCU, Memory,2.4 GHz RF Transceiver, and USB Controller

CC2511F8 - Not Recommended for New Designs
CC2510Fx / CC2511Fx
MEMCTR (0xC7) - Memory Arbiter Control
Bit Field Name Reset R/W Description
7:2
0
R/W Not used
1 _CACHDIS 0
0 _PREFDIS 1
R/W Flash cache disable. Invalidates contents of instruction cache and forces all
instruction read accesses to read straight from flash memory. Disabling will
increase power consumption and is provided for debug purposes.
0 Cache enabled
1 Cache disabled
R/W Flash prefetch disable. When set prefetch of flash data is disabled, when cleared
the next two bytes in flash are fetched when last byte in cache is read.
0 Prefetch enabled
1 Prefetch disabled
10.3 CPU Registers
This section describes the internal registers
found in the CPU.
10.3.1 Data Pointers
The CC2510Fx/CC2511Fx has two data pointers,
DPTR0 and DPTR1, to accelerate the
movement of data blocks to/from memory. The
data pointers are generally used to access
CODE or XDATA space e.g.
MOVC A,@A+DPTR
MOV A,@DPTR.
The data pointer select bit, bit 0 in the Data
Pointer Select register DPS, chooses which
data pointer to use during the execution of an
instruction that uses the data pointer, e.g. in
one of the above instructions.
The data pointers are two bytes wide
consisting of the following SFRs:
• DPTR0 - DPH0:DPL0
• DPTR1 - DPH1:DPL1
DPH0 (0x83) - Data Pointer 0 High Byte
Bit Field Name Reset R/W Description
7:0 DPH0[7:0] 0
R/W Data pointer 0, high byte
DPL0 (0x82) - Data Pointer 0 Low Byte
Bit Field Name Reset R/W Description
7:0 DPL0[7:0]
0
R/W Data pointer 0, low byte
DPH1 (0x85) - Data Pointer 1 High Byte
Bit Field Name Reset R/W Description
7:0 DPH1[7:0] 0
R/W Data pointer 1, high byte
DPL1 (0x84) - Data Pointer 1 Low Byte
Bit Field Name Reset R/W Description
7:0 DPL1[7:0]
0
R/W Data pointer 1, low byte
SWRS055G
Page 51 of 236