English
Language : 

TLK3118 Datasheet, PDF (28/57 Pages) Texas Instruments – Redundant XAUI Transceiver
TLK3118
Redundant XAUI Transceiver
SLLS628A – DECEMBER 2004 – REVISED APRIL 2005
www.ti.com
Table 24. LANE_0_TEST_ERROR_COUNT
Address:0x8006
Default:0xFFFD
Bit(s)
Name
Description
4/5.32774.15: Lane 0 test pattern error
0
counter
This counter reflects errors for High, Medium or Low Frequency test patterns
for lane 0. This counter increments by one for each received character that
has error.
Access
RO/COR
Table 25. LANE_1_ TEST_ERROR_COUNT
Address:0x8007
Default:0xFFFD
Bit(s)
Name
Description
4/5.32775.15: Lane 1 test pattern error
0
counter
This counter reflects errors for High, Medium or Low Frequency test patterns
for lane 1. This counter increments by one for each received character that
has error.
Access
RO/COR
Table 26. LANE_2_ TEST_ERROR_COUNT
Address:0x8008
Default:0xFFFD
Bit(s)
Name
Description
4/5.32776.15: Lane 2 test pattern error
0
counter
This counter reflects errors for High, Medium or Low Frequency test patterns
for lane 2. This counter increments by one for each received character that
has error.
Access
RO/COR
Table 27. LANE_3_ TEST_ERROR_COUNT
Address:0x8009
Default:0xFFFD
Bit(s)
Name
Description
4/5.32777.15: Lane 3 test pattern error
0
counter
This counter reflects errors for High, Medium or Low Frequency test patterns
for lane 3. This counter increments by one for each received character that
has error.
Access
RO/COR
Table 28. CRPAT_CJPAT_TEST_ERROR_COUNT_1(1)
Address:0x800A
Bit(s)
Name
Description
4/5.32778.15: CRPAT/CJPAT test error
0
counter
MSB of CRPAT/CJPAT error counter for all 4 lanes
Default:0xFFFF
Access
RO
(1) User has to make sure that register 32778 is read first and then register 32779. If user reads register 32779 without reading register
32778 first, then the count value read through 32779 register may not be correct.
Table 29. CRPAT_CJPAT_TEST_ERROR_COUNT_2(1)
Address:0x800B
Bit(s)
Name
Description
4/5.32779.15: CRPAT/CJPAT test error
0
counter
LSB of CRPAT/CJPAT error counter for all 4 lanes
Default:0xFFFD
Access
RO
(1) User has to make sure that register 32778 is read first and then register 32779. If user reads register 32779 without reading register
32778 first, then the count value read through 32779 register may not be correct.
28