 English |
|
|
|
|
|
|
|
| HD6413003RF Datasheet, PDF (23/715 Pages) Renesas Technology Corp – Microcontroller (MCU) | |||
| |||
| ◁ |
1.2 Block Diagram
Figure 1-1 shows an internal block diagram.
MD 2
MD 1
MD 0
EXTAL
XTAL
ø
STBY
RES
RESO
NMI
AS
RD
HWR
LWR
P62 /BACK
P61/BREQ
P60/WAIT
P84 /CS0
P83/CS1 /IRQ3
P82/CS2 /IRQ2
P81/CS3 /IRQ1
P80 /RFSH/IRQ 0
PC7 /IRQ7
PC6 /IRQ6
PC5 /DREQ3 /CS 7
PC4 /TEND3/CS6
PC3 /DREQ2 /CS 5
PC2 /TEND2/CS4
PC 1
PC 0
Data bus
Port 4
Clock
osc.
H8/300H CPU
Interrupt controller
RAM
512 bytes
16-bit
integrated
timer unit
(ITU)
Programmable
timing pattern
controller (TPC)
DMA controller
(DMAC)
Refresh
controller
Watchdog timer
(WDT)
Serial communication
interface
(SCI) Ã 2 channels
A/D converter
Port B
Port A
Port 7
P57 /A 23
P56 /A 22
P55 /A 21
P54 /A 20
A 19
A 18
A 17
A 16
A 15
A 14
A 13
A 12
A 11
A 10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
P95/SCK1/IRQ5
P94/SCK0/IRQ4
P93/RxD1
P92/RxD0
P91/TxD 1
P90/TxD 0
Figure 1-1 Block Diagram
5
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese