4571 Datasheet, PDF (125/126 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REVISION HISTORY
4571 Group Datasheet
Rev.
1.00
1.01
1.02
Date
Description
Page
Summary
Feb. 20, 2006
−
First edition issued
Apr. 18, 2007
1
FEATURES: Description revised
4
Table 2: Subroutine nesting added
6
Table 5: Port P2; P20 → P20/INT0, P21 → P21/INT1
30 Table 17: Timer control register W1; CNTR1 input → CNTR0 input
31 • Timer control register PA: Description revised
• Timer control register W3: Description revised
(2) Prescaler: PRS → RPS
32 (5) Timer 3: Description revised
37 WATCHDOG TIMER: Description revised
47 Table 21: Title revised
48 Table 22: Title revised
49 Fig 50: Ceramic resonator circuit → Ceramic oscillation circuit
51 QzROM Writing Mode added
59 NOTES ON NOISE added
64 Timer control register W1: CNTR1 input → CNTR0 input
69 SNZ1: V10 → V11
86 SUPT: Description revised
112 T3HAB: Description revised
122 Table 28: IDD; (with a ceramic oscillator) → (with a ceramic resonator)
May. 25, 2007 All pages “PRELIMINARY” deleted
(1/1)