RX634 Datasheet, PDF (1/106 Pages) Renesas Technology Corp – 54 MHz 32-bit RX MCU with FPU, 90 DMIPS, up to 2-Mbyte flash memory

Datasheet
RX634 Group
Renesas MCUs
R01DS0255EJ0100
Rev.1.00
Feb 25, 2015
54 MHz 32-bit RX MCU with FPU, 90 DMIPS, up to 2-Mbyte flash memory, 12-bit ADC,
10-bit DAC, ELC, MPC, CEC transmission/reception, remote control signal reception
Features
■ 32-bit RX CPU core
 Max. operating frequency: 54 MHz
Capable of 90 DMIPS in operation at 54 MHz
 Two types of multiply-and-accumulation unit (between
memories and between registers)
 32-bit multiplier (fastest instruction execution takes one
CPU clock cycle)
 Divider (fastest instruction execution takes two CPU clock
cycles)
 Fast interrupt
 CISC Harvard architecture with 5-stage pipeline
 Variable-length instructions, ultra-compact code
 Supports the Memory Protection Unit (MPU)
 On-chip debugging circuit
■ Low power design and architecture
 Operation from a single 2.7 to 3.6 V or 4.0 to 5.5 V supply
 Four low power consumption modes
■ On-chip main flash memory, no wait states
 54-MHz operation, 18.5-ns read cycle
 1 to 2 Mbytes supported
 User code is programmable by on-board
■ On-chip data flash memory
 32 Kbytes capacities
(Number of times of reprogramming: 100,000)
 Programming/erasing as background operations (BGOs)
■ On-chip SRAM, no wait states
 128-Kbyte size capacities
 For instructions and operands
■ DMA
 DMAC: Incorporates four channels
 DTC
■ ELC
 Module operation can be initiated by event signals without
going through interrupts.
 Modules can operate while the CPU is sleeping.
■ Reset and supply management
 Power-on reset (POR)
 Low voltage detection (LVD) with voltage settings
■ Clock functions
 External crystal oscillator or internal PLL for operation at 8
to 20 MHz
 Internal 125-kHz LOCO
 Dedicated 125-kHz LOCO for the IWDT
 Clock frequency accuracy measurement circuit (CAC)
■ Independent watchdog timer
 125-kHz on-chip oscillator produces a dedicated clock signal
to drive IWDT operation.
■ Useful functions for IEC60730 compliance
 Oscillation-stoppage detection, frequency measurement,
CRC, IWDT, self-diagnostic function for the A/D converter,
etc.
R01DS0255EJ0100 Rev.1.00
Feb 25, 2015
PLQP0144KA-A 20 × 20 mm, 0.5-mm pitch
■ Various communications interfaces
 SCI with many useful functions (up to 13 channels)
Asynchronous mode, clock synchronous mode, smart card
interface, simplified SPI, simplified I²C, and extended serial
mode
 I²C bus interface: Transfer at up to 400 kbps (three channels)
 RSPI for high-speed transfer (two channels)
■ CEC transmission/reception function
 CEC signals can be transmitted/received conforming to CEC
standard 1.4
■ Remote control signal reception
 Two units integrated
 Four pattern waveform matching supported
■ External address space
 Buses for high-speed data transfer (max. operating frequency
of 27 MHz)
 4 CS areas (4 × 16 Mbytes)
 Multiplexed bus or separate bus are selectable per area.
 8-, or 16-bit bus space is selectable per area
■ Up to 20 extended-function timers
 16-bit MTU: input capture, output compare, complementary
PWM output, phase counting mode
(six channels)
 16-bit TPU: input capture, output capture, phase counting
mode (six channels)
 8-bit TMR (four channels)
 16-bit compare-match timers (four channels)
■ 12-bit A/D converter
 Capable of conversion within 1 μs
 Sample-and-hold circuits (for three channels)
 Three-channel synchronized sampling available
 Self-diagnostic function and analog input disconnection
detection assistance function
■ 10-bit D/A converter: 2 channels
■ Register write protection can protect values in
important registers against overwriting
■ Up to 114 pins for general I/O ports
 Open drain, input pull-up
■ MPC
 Multiple locations are selectable for I/O pins of peripheral
functions
■ Operating temperature range
 40 to +85C
Page 1 of 106