|
PIC18FXX20 Datasheet, PDF (335/366 Pages) Microchip Technology – 64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D | |||
|
◁ |
PIC18FXX20
FIGURE 26-19:
SS
EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)
82
SCK
70
(CKP = 0)
83
71
72
SCK
(CKP = 1)
80
SDO
MSb
bit6 - - - - - -1
LSb
75, 76
77
SDI
MSb In
bit6 - - - -1
LSb In
74
Note: Refer to Figure 26-6 for load conditions.
TABLE 26-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)
Param.
No.
Symbol
Characteristic
Min
Max Units Conditions
70
TssL2scH, SS â to SCK â or SCK â input
TssL2scL
TCY
â ns
71
TscH
71A
SCK input high time
(Slave mode)
Continuous
Single Byte
1.25 TCY + 30 â ns
40
â ns
72
TscL
72A
SCK input low time
(Slave mode)
Continuous
Single Byte
1.25 TCY + 30 â ns
40
â ns
73A TB2B
Last clock edge of Byte1 to the first clock edge of Byte2 1.5 TCY + 40 â ns
74
TscH2diL, Hold time of SDI data input to SCK edge
TscL2diL
100
â ns
75
TdoR
SDO data output rise time
PIC18FXX20
â
25 ns
PIC18LFXX20
45 ns
76
TdoF
SDO data output fall time
â
25 ns
77
TssH2doZ SS â to SDO output hi-impedance
10
50 ns
78
TscR
SCK output rise time
(Master mode)
PIC18FXX20
PIC18LFXX20
â
25 ns
â
45 ns
79
TscF
SCK output fall time (Master mode)
â
25 ns
80
TscH2doV, SDO data output valid after SCK PIC18FXX20
TscL2doV edge
PIC18LFXX20
â
50 ns
â
100 ns
82
TssL2doV SDO data output valid after SS â PIC18FXX20
edge
PIC18LFXX20
â
50 ns
â
100 ns
83
TscH2ssH, SS â after SCK edge
TscL2ssH
1.5 TCY + 40 â ns
Note 1: Requires the use of Parameter #73A.
2: Only if Parameter #71A and #72A are used.
(Note 1)
(Note 1)
(Note 2)
 2003 Microchip Technology Inc.
Advance Information
DS39609A-page 333
|
▷ |