|
PIC18FXX20 Datasheet, PDF (326/366 Pages) Microchip Technology – 64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D | |||
|
◁ |
PIC18FXX20
FIGURE 26-9:
PROGRAM MEMORY READ TIMING DIAGRAM
OSC1
A<19:16>
BA0
AD<15:0>
ALE
CE
Q1
Q2
Q3
Q4
Q1
Address
Address
150
151
164
171
160
155
167
166
168
169
Data from External
163
162
161
171A
OE
165
Operating Conditions: 2.0V < VCC < 5.5V, -40°C < TA < 125°C unless otherwise stated.
Q2
Address
Address
TABLE 26-9: CLKO AND I/O TIMING REQUIREMENTS
Param.
No
Symbol
Characteristics
Min
Typ
Max
Units
150 TadV2alL Address out valid to ALE â (address
setup time)
0.25 TCY â 10
â
â
ns
151 TalL2adl ALE â to address out invalid (address hold
5
time)
â
â
ns
155 TalL2oeL ALE â to OE â
10
0.125 TCY
â
ns
160 TadZ2oeL AD high-Z to OE â (bus release to OE)
0
â
â
ns
161 ToeH2adD OE â to AD driven
0.125 TCY â 5
â
â
ns
162 TadV2oeH LS Data valid before OE â (data setup time)
20
â
â
ns
163 ToeH2adl OE â to data in invalid (data hold time)
164 TalH2alL ALE pulse width
0
â
â
ns
â
TCY
â
ns
165 ToeL2oeH OE pulse width
0.5 TCY â 5 0.5 TCY
â
ns
166 TalH2alH ALE â to ALE â (cycle time)
â
0.25 TCY
â
ns
167 Tacc
Address valid to data valid
0.75 TCY â 25
â
â
ns
168 Toe
OE â to data valid
â
0.5 TCY â 25 ns
169 TalL2oeH ALE â to OE â
0.625 TCY â 10
â
0.625 TCY + 10 ns
171 TalH2csL Chip Enable active to ALE â
0.25 TCY â 20
â
â
ns
171A TubL2oeH AD valid to Chip Enable active
â
â
10
ns
DS39609A-page 324
Advance Information
 2003 Microchip Technology Inc.
|
▷ |