PIC16LF1824T39A_12 Datasheet, PDF(29/418 Page) Microchip Technology – 20-Pin Flash Microcontrollers with XLP Technology

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC16LF1824T39A_12 Datasheet, PDF (29/418 Pages) Microchip Technology – 20-Pin Flash Microcontrollers with XLP Technology

◁

PIC16LF1824T39A

TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bank 4

200h(1) INDF0

201h(1) INDF1

202h(1)

203h(1)

204h(1)

205h(1)

206h(1)

207h(1)

208h(1)

209h(1)

20Ah(1)

20Bh(1)

PCL

STATUS

FSR0L

FSR0H

FSR1L

FSR1H

BSR

WREG

PCLATH

INTCON

Addressing this location uses contents of FSR0H/FSR0L to address data memory

(not a physical register)

Addressing this location uses contents of FSR1H/FSR1L to address data memory

(not a physical register)

Program Counter (PC) Least Significant Byte

â

â

â

TO

PD

Z

Indirect Data Memory Address 0 Low Pointer

Indirect Data Memory Address 0 High Pointer

Indirect Data Memory Address 1 Low Pointer

Indirect Data Memory Address 1 High Pointer

â

â

â

BSR<4:0>

Working Register

â

Write Buffer for the upper 7 bits of the Program Counter

GIE

PEIE

TMR0IE

INTE

IOCIE

TMR0IF

DC

INTF

20Ch WPUA

â

â

WPUA5

WPUA4 WPUA3 WPUA2 WPUA1

20Eh WPUC

â

â

WPUC5

WPUC4 WPUC3 WPUC2 WPUC1

20Fh

â

Unimplemented

210h

â

Unimplemented

211h SSP1BUF Synchronous Serial Port Receive Buffer/Transmit Register

212h SSP1ADD

ADD<7:0>

213h SSP1MSK

MSK<7:0>

214h SSP1STAT

SMP

CKE

D/A

P

S

R/W

UA

215h SSP1CON1

WCOL

SSPOV

SSPEN

CKP

SSPM<3:0>

216h SSP1CON2

GCEN ACKSTAT ACKDT

ACKEN

RCEN

PEN

RSEN

217h SSP1CON3 ACKTIM

PCIE

SCIE

BOEN

SDAHT SBCDE AHEN

218h

â

Unimplemented

219h

â

Unimplemented

21Ah

â

Unimplemented

21Bh

â

Unimplemented

21Ch

â

Unimplemented

21Dh

â

Unimplemented

21Eh

â

Unimplemented

21Fh

â

Unimplemented

Legend:

Note 1:

2:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.

Shaded locations are unimplemented, read as â0â.

These registers can be addressed from any bank.

Unimplemented, read as â1â.

Bit 0

Value on

POR, BOR

Value on all

other

Resets

xxxx xxxx xxxx xxxx

xxxx xxxx xxxx xxxx

0000 0000 0000 0000

C

---1 1000 ---q quuu

0000 0000 uuuu uuuu

0000 0000 0000 0000

0000 0000 uuuu uuuu

0000 0000 0000 0000

---0 0000 ---0 0000

0000 0000 uuuu uuuu

IOCIF

WPUA0

WPUC0

-000 0000 -000 0000

0000 000x 0000 000u

--11 1111 --11 1111

1111 1111 1111 1111

â

â

â

â

xxxx xxxx uuuu uuuu

0000 0000 0000 0000

1111 1111 1111 1111

BF 0000 0000 0000 0000

SEN

DHEN

0000 0000 0000 0000

0000 0000 0000 0000

0000 0000 0000 0000

â

â

â

â

â

â

â

â

â

â

â

â

â

â

â

â

ï£ 2012 Microchip Technology Inc.

Preliminary

DS41657A-page 29

▷