|
PIC18F6520-I Datasheet, PDF (286/380 Pages) Micrel Semiconductor – 64/80-Pin High-Performance, 256 Kbit to 1 Mbit Enhanced Flash Microcontrollers with A/D | |||
|
◁ |
PIC18F6520/8520/6620/8620/6720/8720
MOVFF
Move f to f
Syntax:
Operands:
Operation:
Status Affected:
[ label ] MOVFF fs,fd
0 ⤠fs ⤠4095
0 ⤠fd ⤠4095
(fs) â fd
None
Encoding:
1st word (source)
2nd word (destin.)
1100
1111
ffff
ffff
ffff ffffs
ffff ffffd
Description:
The contents of source register âfsâ
are moved to destination register
âfdâ. Location of source âfsâ can be
anywhere in the 4096-byte data
space (000h to FFFh) and location
of destination âfdâ can also be
anywhere from 000h to FFFh.
Either source or destination can be
W (a useful special situation).
MOVFF is particularly useful for
transferring a data memory location
to a peripheral register (such as the
transmit buffer or an I/O port).
The MOVFF instruction cannot use
the PCL, TOSU, TOSH or TOSL as
the destination register.
Words:
2
Cycles:
2 (3)
Q Cycle Activity:
Q1
Q2
Decode
Read
register âfâ
(src)
Decode
No
operation,
No dummy
read
Q3
Process
Data
No
operation
Q4
No
operation
Write
register âfâ
(dest)
Example:
MOVFF REG1, REG2
Before Instruction
REG1
=
REG2
=
After Instruction
REG1
=
REG2
=
0x33
0x11
0x33,
0x33
MOVLB
Move literal to low nibble in BSR
Syntax:
[ label ] MOVLB k
Operands:
0 ⤠k ⤠255
Operation:
k â BSR
Status Affected: None
Encoding:
0000 0001 kkkk kkkk
Description:
The 8-bit literal âkâ is loaded into
the Bank Select Register (BSR).
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read literal Process
âkâ
Data
Write
literal âkâ to
BSR
Example:
MOVLB 5
Before Instruction
BSR register =
After Instruction
BSR register =
0x02
0x05
DS39609B-page 284
 2004 Microchip Technology Inc.
|
▷ |