English
Language : 

1EDI2001AS_15 Datasheet, PDF (49/135 Pages) Infineon Technologies AG – Single Channel Isolated Driver for Inverter Systems AD Step
EiceDRIVER™ SIL
1EDI2001AS
Functional Description
Table 2-13 Reset Events Summary
Reset Event
Primary
Secondary
VREG shorted to -
ground
Undefined
Memory Error on -
Secondary
Hard Reset
Notification
(primary)
Notification
(secondary)
• Event Class B
• Signal NUV2 at Low
(NFLTB activated, bit
Level.
PER.CER1 set)
• Output Stage issues a
• Bit PSTAT.SRDY cleared. PWM OFF command.
• Event Class B
• Output Stage issues a
(NFLTB activated, bit
PWM OFF command.
PER.CER1 set).
• OSD pin functionality
• Bit PSTAT.SRDY cleared. operational.
All reset events set the device in Mode OPM0. In a soft reset, the logic works further, but the registers use the
default values.
In case of a reset condition on the primary side, the behavior of the pin of the device is defined in Table 2-14.
Table 2-14 Pin behavior (primary side) in case of reset condition
Pin
Output Level Comments
SDO
Low
NFLTB
Low
NFLTA
High
NRST/RDY
Low (GND1)
In case of a hard reset condition on the secondary side, the behavior of the pin of the device is defined in
Table 2-15.
Table 2-15 Pin behavior (secondary side) in case of reset condition
Pin
Output Level Comments
TON
TOFF
DESAT
Low (VEE2)
Low (VEE2)
Low (GND2)
Passive Clamping
Passive Clamping
Clamped.
GATE
DACLP
Low (VEE2)
High (5V)
Passive Clamping
Active clamping disabled by default.
NUV2
Low (GND2)
2.4.10 Operation in Configuration Mode
This section describes the mechanisms to configure the device.
2.4.10.1 Static Configuration Parameters
Static parameters can configured when the device is in Mode OPM2 by writing the appropriate register.
Once Mode OPM2 is left with the SPI Command EXIT_CMODE, the configuration parameters are frozen on both
primary and secondary chips. This means in particular that write accesses to the corresponding registers are
invalidated. This prevents static configurations to be modified during runtime. Besides, the configuration
Datasheet
49
Hardware Description
Rev. 3.1, 2015-07-30