C-3E Datasheet, PDF(43/114 Page) Freescale Semiconductor, Inc – C-3e NETWORK PROCESSOR SILICON REVISION A1

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

C-3E Datasheet, PDF (43/114 Pages) Freescale Semiconductor, Inc – C-3e NETWORK PROCESSOR SILICON REVISION A1

◁

Pin Descriptions Grouped by Function

Executive Processor

System Interface Signals

The XPâs system interface manages the supervisory controls for the network interfaces, as

well as the set of pins that provide interfaces to other components in the system that are

not memories or network interfaces. It is also the primary interface used for initializing the

C-3e NP after reset. The XP signals include PCI signals, Serial interface signals, and PROM

interface signals.

PCI Signals

The PCI can be configured to support a 32bit PCI capable of operating at either 33MHz or

66MHz. The PCI is fully compliant with PCI Specification revision 2.1. Table 15 describes

the PCI signals.

Table 15 PCI Signals

SIGNAL NAME

PAD0 - PAD31

PCBEX0 - PCBEX3

PIN #

AB9, AC9, AE9, AF9, AB8, AC8,

AD8, AE8, AF8, AG8, AB7, AC7,

AD7, AE7, AF7, AG7, AB6, AC6,

AE6, AG6, AB5, AC5, AD5, AE5,

AF5, AG5, AB4, AD4, AF4, AG4,

AA3, AB3,

AB2, AG3, AF3, AE3

PPAR

AG1

PFRAMEX

AA7

PTRDYX

AB1

PIRDYX

AC2

PSTOPX

AE2

PDEVSELX

AG2

PPERRX

AC3

PSERRX

AD3

PCLK

AF1

PRSTX

AE1

PREQX

AD1

TOTAL TYPE

32 PCI

PCI

IPD

PCI

I/O SIGNAL DESCRIPTION

I/O Multiplexed Address/Data Bus. These signals are

multiplexed address and data bits. The C-3e NP

receives addresses as target and drives addresses as

master. It drives the data and receives read data as

master.

I/O Command byte enables. These signals are

multiplexed command and byte enabled signals.

The C-3e NP receives byte enables as target and drives

byte enables as master.

I/O Parity. This signal carries even parity for AD and CBE#

pins. It has the same receive and drive characteristics

as the address and data bus, except that it is one PCI

cycle later.

I/O Cycle frame

I/O Target ready for data transfer

I/O Initiator ready for data transfer

I/O Target transaction stop request

I/O Target device selected

I/O Bus parity error

I/O System error

I Bus clock

I Bus reset

O Initiator bus request (arbitration)

▷