MC68HC711D3_05 Datasheet, PDF (39/138 Pages) Freescale Semiconductor, Inc – Microcontrollers

Instruction Set
3.5.3 Extended
In the extended addressing mode, the effective address of the argument is contained in two bytes
following the opcode byte. These are 3-byte instructions (or 4-byte instructions if a prebyte is required).
One or two bytes are needed for the opcode and two for the effective address.
3.5.4 Indexed
In the indexed addressing mode, an 8-bit unsigned offset contained in the instruction is added to the value
contained in an index register (IX or IY). The sum is the effective address. This addressing mode allows
referencing any memory location in the 64-Kbyte address space. These are 2- to 5-byte instructions,
depending on whether a prebyte is required.
3.5.5 Inherent
In the inherent addressing mode, all the information necessary to execute the instruction is contained in
the opcode. Operations that use only the index registers or accumulators, as well as control instructions
with no arguments, are included in this addressing mode. These are 1- or 2-byte instructions.
3.5.6 Relative
The relative addressing mode is used only for branch instructions. If the branch condition is true, an 8-bit
signed offset included in the instruction is added to the contents of the program counter to form the
effective branch address. Otherwise, control proceeds to the next instruction. These are usually 2-byte
instructions.
3.6 Instruction Set
Refer to Table 3-2, which shows all the M68HC11 instructions in all possible addressing modes. For each
instruction, the table shows the operand construction, the number of machine code bytes, and execution
time in CPU E-clock cycles.
Table 3-2. Instruction Set (Sheet 1 of 8)
Mnemonic
Operation
Description
Addressing
Mode
Instruction
Condition Codes
Opcode Operand Cycles S X H I N Z V C
ABA
Add
A+B⇒A
INH
1B
—
2
—— ∆ — ∆ ∆ ∆ ∆
Accumulators
ABX
Add B to X
IX + (00 : B) ⇒ IX
INH
3A
—
3
————————
ABY
Add B to Y
IY + (00 : B) ⇒ IY
INH
18
3A
—
4
————————
ADCA (opr) Add with Carry
to A
A+M+C⇒A A
A
A
A
A
IMM
DIR
EXT
IND,X
IND,Y 18
89 ii
99 dd
B9 hh ll
A9 ff
A9 ff
2
—— ∆ — ∆ ∆ ∆ ∆
3
4
4
5
ADCB (opr) Add with Carry
to B
B+M+C⇒B B
B
B
B
B
IMM
DIR
EXT
IND,X
IND,Y 18
C9 ii
D9 dd
F9 hh ll
E9 ff
E9 ff
2
—— ∆ — ∆ ∆ ∆ ∆
3
4
4
5
ADDA (opr) Add Memory to
A
A+M⇒A
A
IMM
8B ii
A
DIR
9B dd
A
EXT
BB hh ll
A
IND,X
AB ff
A
IND,Y 18
AB ff
2
—— ∆ — ∆ ∆ ∆ ∆
3
4
4
5
MC68HC711D3 Data Sheet, Rev. 2.1
Freescale Semiconductor
39