MC908GR8CDWE Datasheet, PDF (121/408 Pages) Freescale Semiconductor, Inc – M68HC08 Microcontrollers

Freescale Semiconductor, Inc.
Clock Generator Module (CGMC)
CGMC Registers
7.6.5 PLL VCO Range Select Register
NOTE: PMRS may be called PVRS on other HC08 derivatives.
The PLL VCO range select register (PMRS) contains the programming
information required for the hardware configuration of the VCO.
Address: $003A
Bit 7
6
5
4
3
2
1
Read:
VRS7
Write:
VRS6
VRS5
VRS4
VRS3
VRS2
VRS1
Reset: 0
1
0
0
0
0
0
Figure 7-8. PLL VCO Range Select Register (PMRS)
Bit 0
VRS0
0
VRS7–VRS0 — VCO Range Select Bits
These read/write bits control the hardware center-of-range linear
multiplier L which, in conjunction with E (see PLL Circuits,
Programming the PLL, and PLL Control Register), controls the
hardware center-of-range frequency, f_VRS. VRS7–VRS0 cannot be
written when the PLLON bit in the PCTL is set. (See Special
Programming Exceptions.) A value of $00 in the VCO range select
register disables the PLL and clears the BCS bit in the PLL control
register (PCTL). (See Base Clock Selector Circuit and Special
Programming Exceptions.). Reset initializes the register to $40 for a
default range multiply value of 64.
NOTE:
The VCO range select bits have built-in protection such that they cannot
be written when the PLL is on (PLLON = 1) and such that the VCO clock
cannot be selected as the source of the base clock (BCS = 1) if the VCO
range select bits are all clear.
The PLL VCO range select register must be programmed correctly.
Incorrect programming can result in failure of the PLL to achieve lock.
MC68HC908GR8 — Rev 4.0
MOTOROLA
Clock Generator Module (CGMC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
121