|
M0564LE4AE Datasheet, PDF (90/161 Pages) List of Unclassifed Manufacturers – 32-BIT MICROCONTROLLER | |||
|
◁ |
M0564
6.6 Analog-to-Digital Converter (ADC)
6.6.1 Overview
The M0564 series contains one 12-bit successive approximation analog-to-digital converter (SAR
A/D converter) with twenty input channels. The A/D converter supports four operation modes:
Single, Burst, Single-cycle Scan and Continuous Scan mode. The A/D converter can be started
by software, external pin (STADC/PD.2), timer0~3 overflow pulse trigger and PWM trigger.
6.6.2 Features
ï¬ Analog input voltage range: 0 ~ AVDD.
ï¬ 12-bit resolution and 10-bit accuracy is guaranteed
ï¬ Up to 20 single-end analog input channels or 10 differential analog input channels
ï¬ Maximum ADC peripheral clock frequency is 16 MHz
ï¬ Up to 800k SPS sampling rate
ï¬ Configurable ADC internal sampling time
ï¬ Four operation modes:
â Single mode: A/D conversion is performed one time on a specified channel.
â Burst mode: A/D converter samples and converts the specified single channel and
sequentially stores the result in FIFO.
â Single-cycle Scan mode: A/D conversion is performed only one cycle on all specified
channels with the sequence from the smallest numbered channel to the largest
numbered channel.
â Continuous Scan mode: A/D converter continuously performs Single-cycle Scan mode
until software stops A/D conversion.
ï¬ An A/D conversion can be started by:
â Software Write 1 to ADST bit
â External pin (STADC)
â Timer 0~3 overflow pulse trigger
â PWM trigger with optional start delay period
ï¬ Each conversion result is held in data register of each channel with valid and overrun
indicators.
ï¬ Conversion result can be compared with specified value and user can select whether to
generate an interrupt when conversion result matches the compare register setting.
ï¬ 3 internal channels, they are band-gap voltage (VBG), temperature sensor (VTEMP), and
Battery power (VBAT)
ï¬ Support PDMA transfer mode.
Note1: ADC sampling rate = (ADC peripheral clock frequency) / (total ADC conversion cycle)
Note2: If the internal channel (VTEMP) is selected to convert, the sampling rate needs to be less
than 300k SPS for accurate result.
Note3: If the internal channel for band-gap voltage is active, the maximum sampling rate will be
300k SPS.
May 05, 2017
Page 90 of 161
Rev 1.00
|
▷ |