M0564LE4AE Datasheet, PDF (7/161 Pages) List of Unclassifed Manufacturers – 32-BIT MICROCONTROLLER

M0564
Figure 6.17-21 PWM 0% to 100% Duty Cycle in Up Count Type and Up-Down Count Type ..... 115
Figure 6.17-22 PWM Independent Mode Output Waveform ....................................................... 115
Figure 6.17-23 PWM Complementary Mode Output Waveform .................................................. 115
Figure 6.17-24 PWMx_CH0 Output Control in Independent Mode ............................................. 116
Figure 6.17-25 PWMx_CH0 and PWMx_CH1 Output Control in Complementary Mode ............ 116
Figure 6.17-26 Dead-Time Insertion ............................................................................................ 117
Figure 6.17-27 PWM Output Mask Control Waveform ................................................................ 117
Figure 6.17-28 Brake Pin Noise Filter Block Diagram ................................................................. 118
Figure 6.17-29 Brake Event Block Diagram for PWMx_CH0 and PWMx_CH1........................... 119
Figure 6.17-30 Edge Detector Brake Waveform for PWMx_CH0 and PWMx_CH1.................... 120
Figure 6.17-31 Level Detector Brake Waveform for PWMx_CH0 and PWMx_CH1 ................... 121
Figure 6.17-32 Brake Source Block Diagram .............................................................................. 122
Figure 6.17-33 System Fail Brake Block Diagram ....................................................................... 122
Figure 6.17-34 PWMx_CH0 and PWMx_CH1 Polarity Control with Dead-Time Insertion .......... 123
Figure 6.17-35 PWM Interrupt Architecture Diagram................................................................... 124
Figure 6.17-36 PWM Trigger ADC Block Diagram ...................................................................... 124
Figure 6.20-1 SPI Master Mode Application Block Diagram........................................................ 127
Figure 6.20-2 SPI Slave Mode Application Block Diagram.......................................................... 127
Figure 6.21-1 I²C Bus Timing ....................................................................................................... 129
Figure 6.23-2 Watchdog Timer Clock Control.............................................................................. 131
Figure 6.24-2 WWDT Clock Control............................................................................................. 132
Figure 8.3-1 Typical Crystal Application Circuit ........................................................................... 144
Figure 8.3-2 Typical Crystal Application Circuit ........................................................................... 145
Figure 8.6-1 I²C Timing Diagram ................................................................................................. 154
Figure 8.7-1 SPI Master Mode Timing Diagram .......................................................................... 155
Figure 8.7-2 SPI Slave Mode Timing Diagram ............................................................................ 156
May 05, 2017
Page 7 of 161
Rev 1.00