M32L1632512A Datasheet, PDF (46/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM

$%
M32L1632512A
Read Interrupted by Precharge Command & Read Burst Stop Cycle (@ Full Page Only)
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19
CLOCK
CKE
HIGH
CS
RAS
CAS
AD DR
RAa
CAa
CAb
A1 0
A9
RAa
*Not e 1
*Note 1
WE
DSF
DQM
DQ CL=2
CL=3
*N ote 2
1
QAa0 QAa1 QAa2 QAa3 QAa4
2
QAa0 QAa1 QAa2 QAa3 QAa4
1
DAb0 DAb1 DAb2 DAb3 DAb4 DAb5
2
DAb0 DAb1 DAb2 DAb3 DAb4 DAb5
Row Active
( A-B an k )
Read
(A-Bank)
Burst Stop
Read
(A-Bank)
Precharge
(A-Bank)
*Note : 1. At full page mode, burst is warp-around at the end of burst. So auto precharge is impossible.
2. About the valid DQ’s after burst stop, it is same as the case of RAS interrupt.
Both cases are illustrated above timing diagram. See the label 1, 2 on them.
But at burst write, Burst stop and RAS interrupt should be compared carefully.
Refer the timing diagram of “Full page write burst stop cycle”.
3. Burst stop is valid at full page mode.
:Don't Care
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
46/54