M32L1632512A Datasheet, PDF (23/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM

$%
M32L1632512A
5. Write Interrupted by Precharge & DQM
CLK
CMD
WR
DQM
*Note2
PRE
*Note 1
DQ
D0 D1 D2 D3
Masked by DQM
*Note : 1. To inhibit invalid write, DQM should be issued.
2. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt
but only another bank precharge of dual banks operation.
6. Precharge
1) Normal Write (BL = 4)
CLK
CMD
WR
PRE
DQ
D0 D1 D2 D3
tRDL
*Note1
3) Read (BL=4)
CLK
CMD
RD
DQ(CL2)
DQ(CL3)
PRE
*No te 2
1
Q0 Q1 Q2 Q3
2
Q0 Q1 Q2 Q3
2) Block Write
CLK
CMD
BW
PRE
DQ
Pixel
tBPL
*N o te 1
7. Auto Precharge
1) Normal Write (BL = 4)
CLK
2) Block Write
CLK
CMD
WR
CMD
BW
DQ
D0 D1 D2 D3
DQ
P i xe l
*Note3
Auto Precharge starts
tBPL
tRP
tBAL
*Note3
Auto Precharge starts
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
23/54