M32L1632512A Datasheet, PDF (31/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM

$%
M32L1632512A
FUNCTION TRUTH TABLE (TABLE 1, Continued)
Current
State
Write
Read with
Auto
Precharge
Write with
Auto
Precharge
CS RAS CAS WE DSF
LL HHX
LL HLL
LL HHH
LL LXX
HX XX X
LH HHX
LH H LX
LH L HX
LH L LX
LL HXX
LL LXX
HX XX X
LH HHX
LH H LX
LH L HX
LH L LX
LL HXX
LL LXX
HX XX X
LH HHX
LH
Precharging L H
LL
LL
HLX
LXX
HHX
HLX
LL
HX
LXX
XXX
LH HHX
Block L H
Write L H
Recovering L L
LL
LL
HX
HLX
LXX
HHX
HLX
LXX
XXX
LH HHX
Row
LH
Activating L H
LL
LL
LL
HX
HLX
LXX
HHX
HLX
LXX
XXX
LH HXX
Refreshing L H
LL
LL
LXX
HXX
LXX
ABBREVIATIONS :
RA = Row Address (A0~A9)
NOP = No Operation Command
BA
(A10)
BA
BA
X
X
X
X
X
BA
BA
BA
X
X
X
X
BA
BA
BA
X
X
X
X
BA
BA
BA
X
X
X
X
BA
BA
BA
X
X
X
X
BA
BA
BA
X
X
X
X
X
X
ADDR
ACTION
Note
RA ILLEGAL
2
RA Term Burst : Precharge timing for Writes
3
X ILLEGAL
X
X
X
ILLEGAL
Æ NOP(Continue Burst to End
Æ NOP(Continue Burst to End
Precharge)
Precharge)
X ILLEGAL
CA, AP ILLEGAL
2
CA, AP ILLEGAL
2
RA, PA ILLEGAL
X
X
X
ILLEGAL
Æ NOP(Continue Burst to End
Æ NOP(Continue Burst to End
Precharge)
Precharge)
2
X ILLEGAL
CA, AP ILLEGAL
2
CA, AP ILLEGAL
2
RA, PA ILLEGAL
X
X
X
ILLEGAL
Æ NOP Idle after tRP
Æ NOP Idle after tRP
2
X ILLEGAL
CA, AP ILLEGAL
2
RA
PA
Æ ^ILLEGAL
NOP Idle after tRP
2
2
X
X
X
ILLEGAL
Æ NOP Row Active after tBWC
Æ NOP Row Active after tBWC
4
X ILLEGAL
CA, AP ILLEGAL
2
RA ILLEGAL
2
PA Term Block Write : Precharge timing for Block Write
2
X
X
X
ILLEGAL
Æ NOP Row Active after tRCD
Æ NOP Row Active after tRCD
2
X ILLEGAL
CA, AP ILLEGAL
2
RA ILLEGAL
2
PA ILLEGAL
2
X
X
X
ILLEGAL
Æ NOP Idle after tRC
Æ NOP Idle after tRC
2
X ILLEGAL
X ILLEGAL
X ILLEGAL
BA = Bank Address (A10)
CA = Column Address (A0~A7)
PA = Precharge All (A9)
AP = Auto Precharge (A9)
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
31/54