English
Language : 

M32L1632512A Datasheet, PDF (19/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM
$%
M32L1632512A
SUMMARY OF 2M Byte SGRAM BASIC FEATURES AND BENEFITS
Features
Interface
Bank
Page Depth /1 Row
Total Page Depth
Burst length (Read)
Burst length (Write)
Burst Type
CAS Latency
Block Write
Color Register
Mask Register
Mask function
256K x 32 x 2 SGRAM
Synchronous
2ea
256 bit
2048 bytes
1, 2, 4, 8 Full Page
1, 2, 4, 8 Full Page
BRSW
Sequential & Interleave
2, 3
8 Column
1ea.
1 ea.
DQM0~3
Write per bit
Pixel Mask at Block Write
Benefits
Better interaction between memory and system without wait-state
of asynchronous DRAM.
High speed vertical and horizontal drawing.
High operation frequency allows performance gain for SCROLL,
FILL, and BitBLT.
Pseudo-infinite row length by on-chip interleaving operation.
Hidden row activation precharge.
High speed vertical and horizontal drawing.
High speed vertical and horizontal drawing.
Programmable burst of 1, 2, 4, 8 and full page transfer per column
address.
Programmable burst of 1, 2, 4, 8 and full page transfer per column
address.
Switch to burst length of 1 at write without MRS.
Compatible with Intel and Motorola CPU based system.
Programmable CAS latency.
High speed FILL, CLEAR, Text with color registers.
Maximum 32 byte data transfer (e.g. for 8bpp : 32 pixels) with
plane and byte masking functions.
A and B bank share.
Write-per-bit capability (bit plane masking). A and B bank share.
Byte masking (pixel masking for 8bpp system) for data-out/in
Each bit of the mask register directly controls a corresponding bit
plane.
Byte masking (pixel masking for 8bpp system) for color DQi.
BASIC FEATURE AND FUNCTION DESCRIPTION
1.CLOCK Suspend
1) Clock Suspended During Write (BL=4)
CLK
CMD
WR
CKE
Internal
CLK
DQ(CL2)
Masked by CKE
D0 D1
D2 D3
DQ(CL3)
D0 D1
D2 D3
Not Written
2) Clock Suspe nded During Read (BL=4)
RD
Masked by CKE
Q0 Q1
Q2
Q3
Q0
Q1
Q2 Q3
Suspended Dout
*Note : CKE to CLK disable/enable=1 clock
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
19/54