M32L1632512A Datasheet, PDF (22/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM

$%
4. CAS Interrupt (  ) : Read Interrupted by Write & DQM
(1) CL=2, BL=4
CLK
i)CMD
DQ M
DQ
ii)CMD
DQ M
DQ
iii)CMD
DQM
DQ
iv)CMD
DQM
DQ
RD WR
D0 D1 D2 D3
RD
WR
Hi-Z
D0
D1 D2 D3
RD
WR
Hi-Z
D0
D1
D2 D3
RD
WR
Hi-Z
Q0
D0 D1 D2 D3
*No te 1
M32L1632512A
(2) CL=3 , BL=4
C LK
i)CMD
DQM
DQ
ii)CMD
DQM
DQ
iii)CMD
DQM
DQ
iv)CMD
DQM
DQ
v) C MD
DQM
DQ
RD W R
D0 D1 D2 D3
RD
WR
D0 D1 D2 D3
RD
WR
D0 D1 D2 D3
RD
WR
Hi-Z
D0 D1 D2 D3
RD
WR
Hi-Z
Q0
D0 D1 D2 D3
* No te2
*Note : 1. To prevent bus contention, there should be at least one gap between data in and data out.
2. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
22/54