M32L1632512A Datasheet, PDF (43/54 Pages) List of Unclassifed Manufacturers – 256K x 32 Bit x 2 Banks Synchronous Graphic RAM

$%
M32L1632512A
Read & Write Cycle with Auto Precharge @ Burst Length =4
0
1
2
3
4
5
6
7
8
9
10
11 12 13
14 15 16 17 18 19
CL OC K
CKE
HIGH
CS
RAS
CAS
ADDR
Ra
Rb Ca
Cb
A1 0
A9
Ra
Rb
WE
DSF
DQM
DQ CL=2
CL=3
Qa0 Qa1 Qa2 Qa3
Qa0 Qa1 Qa2 Qa3
Db0 Db1 Db2 Db3
Db0 Db1 Db2 Db3
Row Active
(A-Bank)
Read with
Auto Pr echarge
( A- Bank)
Row Active
(B-Ban k)
Auot Pr echarge
Start Poin t
( A- Bank)
W rite with
Auto Pr echarge
( B- Bank )
*Note : 1. tRDL should be controlled to meet minimum tRAS before internal precharge start.
(In the case of Burst Length = 1 & 2, BRSW mode and Block write)
Auot Precharge
Star t Point
(B-Bank)
:Don't Care
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2001
Revision : 1.6
43/54