DS705 Datasheet, PDF (37/54 Pages) Xilinx, Inc – Integrated adder for complex multiply or multiply-add operation

R
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
Table 36: Clock to Out, Propagation Delays, and Maximum Frequency for the DSP48A
Speed Grade
Symbol
Description
Pre-adder Multiplier Post-adder
-4
Units
Max
Clock to Out from Output Register Clock to Output Pin
T_{DSPCKO_PP}
CLK (PREG) to P output
Clock to Out from Pipeline Register Clock to Output Pins
-
-
-
1.44
ns
T_{DSPCKO_PM}
CLK (MREG) to P output
-
Yes
Yes
3.63
ns
-
Yes
No
2.23
ns
Clock to Out from Input Register Clock to Output Pins
T_{DSPCKO_PA}
CLK (AREG) to P output
T_{DSPCKO_PB}
CLK (BREG) to P output
T_{DSPCKO_PC}
CLK (CREG) to P output
T_{DSPCKO_PD}
CLK (DREG) to P output
Combinatorial Delays from Input Pins to Output Pins
-
Yes
Yes
Yes
Yes
Yes
-
-
Yes
Yes
Yes
Yes
7.27
ns
8.56
ns
3.87
ns
8.42
ns
T_{DSPDO_AP}
T_{DSPDO_BP}
A or B input to P output
-
No
Yes
3.19
ns
-
Yes
No
5.28
ns
-
Yes
Yes
6.49
ns
T_{DSPDO_BP}
B input to P output
Yes
No
No
Yes
Yes
No
4.01
ns
6.65
ns
Yes
Yes
Yes
7.74
ns
T_{DSPDO_CP}
C input to P output
T_{DSPDO_DP}
D input to P output
T_{DSPDO_OPP}
OPMODE input to P output
Maximum Frequency
-
-
Yes
Yes
Yes
Yes
Yes
Yes
Yes
3.17
ns
7.82
ns
8.18
ns
F_MAX
All registers used
Yes
Yes
Yes
250
MHz
Notes:
1. To reference the DSP48A block diagram, see UG431, XtremeDSP DSP48A for Spartan-3A DSP FPGAs User Guide.
2. “Yes” means that the component is in the path. “No” means that the component is being bypassed. “-” means that no path exists, so it is not
applicable.
3. The numbers in this table are based on the operating conditions set forth in Table 8.
DS705 (v1.1) January 20, 2009
www.xilinx.com
Product Specification
37