English
Language : 

DS705 Datasheet, PDF (14/54 Pages) Xilinx, Inc – Integrated adder for complex multiply or multiply-add operation
R
X-Ref Target - Figure 4
Internal
Logic
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
VOUTP
P
N
VOUTN
Differential
I/O Pair Pins
VOUTN
VOUTP
GND level
50%
VOCM
VOD
VOH
VOL
VOCM = Output common mode voltage =
VOUTP + VOUTN
2
VOD = Output differential voltage = VOUTP - VOUTN
VOH = Output voltage indicating a High logic level
VOL = Output voltage indicating a Low logic level
DS705_05_061908
Figure 4: Differential Output Voltages
Table 14: DC Characteristics of User I/Os Using Differential Signal Standards
IOSTANDARD Attribute
VOD
Min (mV) Typ (mV) Max (mV)
Min (V)
VOCM
Typ (V)
Max (V)
VOH
Min (V)
VOL
Max (V)
LVDS_25
247
350
454
1.125
–
1.375
–
–
LVDS_33
247
350
454
1.125
–
1.375
–
–
BLVDS_25
240
350
460
–
1.30
–
–
–
MINI_LVDS_25
300
–
600
1.0
–
1.4
–
–
MINI_LVDS_33
RSDS_25
300
–
600
1.0
–
1.4
–
–
100
–
400
1.0
–
1.4
–
–
RSDS_33
100
–
400
1.0
–
1.4
–
–
TMDS_33
PPDS_25
400
–
800
VCCO – 0.405
–
VCCO – 0.190
–
–
100
–
400
0.5
0.8
1.4
–
–
PPDS_33
100
–
400
0.5
0.8
1.4
–
–
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
Notes:
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
VCCO – 0.4
0.4
–
–
–
VCCO – 0.4
0.4
–
–
–
VCCO – 0.4
0.4
–
–
–
VCCO – 0.4
0.4
–
–
–
VCCO – 0.4
0.4
–
–
–
VTT + 0.475 VTT – 0.475
–
–
–
VTT + 0.475 VTT – 0.475
–
–
–
VTT + 0.61 VTT – 0.61
–
–
–
VTT + 0.81 VTT – 0.81
–
–
–
VTT + 0.6
VTT - 0.6
–
–
–
VTT + 0.8
VTT - 0.8
1. The numbers in this table are based on the conditions set forth in Table 8 and Table 13.
2. See "External Termination Requirements for Differential I/O."
3. Output voltage measurements for all differential standards are made with a termination resistor (RT) of 100Ω across the N and P pins of the
differential signal pair.
4. At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS_25, RSDS_25,
MINI_LVDS_25, PPDS_25 when VCCO=2.5V, or LVDS_33, RSDS_33, MINI_LVDS_33, TMDS_33, PPDS_33 when VCCO = 3.3V
DS705 (v1.1) January 20, 2009
www.xilinx.com
Product Specification
14