English
Language : 

DS606 Datasheet, PDF (1/32 Pages) Xilinx, Inc – Multi-master operation
XPS IIC Bus Interface (v2.03a)
DS606 June 22, 2011
Product Specification
Introduction
This product specification defines the architecture,
hardware (signal) interface, software (register) interface
and parameterization options for the XPS IIC module.
It provides a low speed, two wire, serial bus interface to
a large number of popular devices. XPS IIC supports all
features, except high speed mode, of the Philips I2C
bus, V2.1, Release January 2000. (See the Specification
Exceptions section for more details.)
Features
• Connects as a 32-bit Slave on PLB V4.6 bus of 32, 64
and 128 bits data width
• Master or slave operation
• Multi-master operation
• Software selectable acknowledge bit
• Arbitration lost interrupt with automatic mode
switching from master to slave
• Calling address identification interrupt with
automatic mode switching from master to slave
• START and STOP signal generation/detection
• Repeated START signal generation
• Acknowledge bit generation/detection
• Bus busy detection
• Fast mode 400 KHz operation or standard mode 100
KHz
• 7 bit or 10 bit addressing
• General call enable or disable
• Transmit and receive FIFOs - 16 bytes deep
• Throttling
• General purpose output, 1 bit to 8 bits wide
• Dynamic Start/Stop generation
• Filtering on the SCL and SDA signals to eliminate
spurious pulses
LogiCORE IP Facts Table
Core Specifics
Supported
Device Family(1)
Virtex-4, Virtex-4Q, Virtex-4QV, Virtex-5,
Virtex-5FX, Virtex-6, Virtex-6CX, Spartan-3E,
Automotive Spartan-3E, Spartan-3, Automotive
Spartan-3, Spartan-3A, Automotive Spartan-3A,
Spartan-3A DSP, Automotive Spartan-3A DSP,
Spartan-6
Supported User
Interfaces
PLBv46
Resources
Frequency
Configuration
LUTs
FFs
DSP
Slices
Block
RAMs
Max. Freq.
Configuration
1 through 5.
Refer to Table 19, Table 20, Table 21, Table 22
and Table 23
Provided with Core
Documentation
Product Specification
Design Files
VHDL
Example Design
Not Provided
Test Bench
Not Provided
Constraints File
Tested Design Tools(2)
Not Provided
Design Entry
Tools
XPS
Simulation
Mentor Graphics ModeSim
Synthesis Tools
XST
Support
Provided by Xilinx, Inc.
Notes:
1. For a complete listing of supported devices, see the release
notes for this core.
2. For a listing of the supported tool versions, see the ISE Design
Suite 13: Release Note Guide.
© Copyright 2007-2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United
States and other countries. All other trademarks are the property of their respective owners.
DS606 June 22, 2011
www.xilinx.com
1
Product Specification