DS90UH948-Q1 Datasheet, PDF (33/91 Pages) Texas Instruments – FPD-Link III to OpenLDI Deserializer

www.ti.com
DS90UH948-Q1
SNLS473A – OCTOBER 2014 – REVISED JANUARY 2016
upstream
Transmitter
I2C
I2C
Master
HDCP Receiver
(RX)
FPD-Link
I2S Audio
HDCP Transmitter
TX
I2C
Slave
HDCP Transmitter
TX
I2C
Slave
downstream
Receiver
or
Repeater
downstream
Receiver
or
Repeater
FPD-Link III interfaces
Figure 26. HDCP 1:2 Repeater Configuration
8.3.14.2.2 Repeater Connections
The HDCP Repeater requires the following connections between the HDCP Receiver and each HDCP
Transmitter Figure 27.
1. Video Data – Connect all FPD-Link data and clock pairs. Single FPD-Link (D[3:0]) or Dual FPD-Link (D[7:0])
are both possible, provided the Deserializer and all Serializers are configured in the same mode.
2. I2C – Connect SCL and SDA signals. Both signals should be pulled up to VDD33 or VDDIO = 3.0 V to 3.6 V
with 4.7kΩ resistors.
3. Audio (optional) – Connect I2S_CLK, I2S_WC, and I2S_Dx signals. Audio is normally transported on the
FPD-Link interface.
4. IDx pin – Each Transmitter and Receiver must have an unique I2C address.
5. MODE_SEL pins — All Transmitters and Receivers must be set into Repeater Mode. FPD-Link settings
(single vs. dual) must also match.
6. Interrupt pin – Connect DS90UH948-Q1 INTB_IN pin to the DS90UH947-Q1 INTB pin. The signal must be
pulled up to VDDIO with a 10kΩ resistor.
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH948-Q1
Submit Documentation Feedback
33