DS90UH948-Q1 Datasheet, PDF (25/91 Pages) Texas Instruments – FPD-Link III to OpenLDI Deserializer

www.ti.com
DS90UH948-Q1
SNLS473A – OCTOBER 2014 – REVISED JANUARY 2016
HSCC_MODE
(0x43[2:0])
000
011
010
001
Mode
Normal
Fast
Fast
Fast
Table 4. Back Channel D_GPIO Effective Frequency
Number of
D_GPIOs
Samples per
Frame
D_GPIO Effective Frequency⁽¹⁾ (kHz)
5 Mbps BC⁽²⁾ 10 Mbps BC⁽³⁾ 20 Mbps BC⁽⁴⁾
4
1
33
66
133
4
6
200
400
800
2
10
333
666
1333
1
15
500
1000
2000
(1) The effective frequency assumes the worst case back channel frequency (-20%) and a 4X sampling rate.
(2) 5 Mbps corresponds to BC FREQ SELECT = 0 & BC_HS_CTL = 0
(3) 10 Mbps corresponds to BC FREQ SELECT = 1 & BC_HS_CTL = 0
(4) 20 Mbps corresponds to BC FREQ SELECT = X & BC_HS_CTL = 1
D_GPIOs
Allowed
D_GPIO[3:0]
D_GPIO[3:0]
D_GPIO[1:0]
D_GPIO0
8.3.9.3 GPIO_REG[8:5] Configuration
GPIO_REG[8:5] are register-only GPIOs and may be programmed as outputs or read as inputs through local
register bits only. Where applicable, these bits are shared with I2S pins and will override I2S input if enabled into
GPIO_REG mode. See Table 5 for GPIO enable and configuration.
Note: Local GPIO value may be configured and read either through local register access, or remote register
access through the Low-Speed Bidirectional Control Channel. Configuration and state of these pins are not
transported from serializer to deserializer as is the case for GPIO[3:0].
Description
GPIO_REG8
GPIO_REG7
GPIO_REG6
GPIO_REG5
GPIO3
GPIO2
GPIO1
GPIO0
Table 5. GPIO_REG and GPIO Local Enable and Configuration
Register Configuration
0x21[7:4] = 0x1
0x21[7:4] = 0x9
0x21[7:4] = 0x3
0x21[3:0] = 0x1
0x21[3:0] = 0x9
0x21[3:0] = 0x3
0x20[7:4] = 0x1
0x20[7:4] = 0x9
0x20[7:4] = 0x3
0x20[3:0] = 0x1
0x20[3:0] = 0x9
0x20[3:0] = 0x3
0x1F[3:0] = 0x1
0x1F[3:0] = 0x9
0x1F[3:0] = 0x3
0x1E[7:4] = 0x1
0x1E[7:4] = 0x9
0x1E[7:4] = 0x3
0x1E[3:0] = 0x1
0x1E[3:0] = 0x9
0x1E[3:0] = 0x3
0x1D[3:0] = 0x1
0x1D[3:0] = 0x9
0x1D[3:0] = 0x3
Function
Output, L
Output, H
Input, Read: 0x6F[0]
Output, L
Output, H
Input, Read: 0x6E[7]
Output, L
Output, H
Input, Read: 0x6E[6]
Output, L
Output, H
Input, Read: 0x6E[5]
Output, L
Output, H
Input, Read: 0x6E[3]
Output, L
Output, H
Input, Read: 0x6E[2]
Output, L
Output, H
Input, Read: 0x6E[1]
Output, L
Output, H
Input, Read: 0x6E[0]
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH948-Q1
Submit Documentation Feedback
25