MSP430FR6889 Datasheet, PDF (21/176 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP430FR6889, MSP430FR68891, MSP430FR6888, MSP430FR6887
MSP430FR5889, MSP430FR58891, MSP430FR5888, MSP430FR5887
SLASE32A – AUGUST 2014 – REVISED MARCH 2015
Table 4-2. MSP430FR588x, MSP430FR588x1 Signal Descriptions
TERMINAL
NAME
P4.3/UCA0SOMI/
UCA0RXD/UCB1STE
PM
RGC
NO.
1
DESCRIPTION
General-purpose digital I/O
USCI_A0: Slave out, master in (SPI mode), Receive data (UART mode)
USCI_B1: Slave transmit enable (SPI mode)
General-purpose digital I/O
P1.4/UCB0CLK/ UCA0STE/TA1.0
USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
2
USCI_A0: Slave transmit enable (SPI mode)
Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output
General-purpose digital I/O
P1.5/UCB0STE/ UCA0CLK/TA0.0
USCI_B0: Slave transmit enable (SPI mode)
3
USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
P1.6/UCB0SIMO/ UCB0SDA/TA0.1
Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output
General-purpose digital I/O
USCI_B0: Slave in, master out (SPI mode), I²C data (I²C mode)
4
BSL Data (I²C BSL)
P1.7/UCB0SOMI/ UCB0SCL/TA0.2
Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output
General-purpose digital I/O
USCI_B0: Slave out, master in (SPI mode), I²C clock (I²C mode)
5
BSL Clock (I²C BSL)
P2.4/TB0.3
P2.5/TB0.4
Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output
General-purpose digital I/O
6
Timer_B TB0 CCR3 capture: CCI3A input, compare: Out3 output
General-purpose digital I/O
7
Timer_B TB0 CCR4 capture: CCI4A input, compare: Out4 output
General-purpose digital I/O
P2.6/TB0.5/ESIC1OUT
8
Timer_B TB0 CCR5 capture: CCI5A input, compare: Out5 output
ESI Comparator 1 output
General-purpose digital I/O
P2.7/TB0.6/ESIC2OUT
9
Timer_B TB0 CCR6 capture: CCI6A input, compare: Out6 output
ESI Comparator 2 output
General-purpose digital I/O
P5.0/TA1.1/MCLK
10 Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output
P5.1/TA1.2
MCLK output
General-purpose digital I/O
11
Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output
General-purpose digital I/O
P5.2/TA1.0/TA1CLK/ ACLK
Timer_A TA1 CCR0 capture: CCI0B input, compare: Out0 output
12
Timer_A TA1 clock signal TA0CLK input
P5.3/UCB1STE
ACLK output (divided by 1, 2, 4, or 8)
General-purpose digital I/O
13
USCI_B1: Slave transmit enable (SPI mode)
Copyright © 2014–2015, Texas Instruments Incorporated
Terminal Configuration and Functions
21
Submit Documentation Feedback
Product Folder Links: MSP430FR6889 MSP430FR68891 MSP430FR6888 MSP430FR6887 MSP430FR5889
MSP430FR58891 MSP430FR5888 MSP430FR5887