MSP430FR6889 Datasheet, PDF (15/176 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP430FR6889, MSP430FR68891, MSP430FR6888, MSP430FR6887
MSP430FR5889, MSP430FR58891, MSP430FR5888, MSP430FR5887
SLASE32A – AUGUST 2014 – REVISED MARCH 2015
Table 4-1. MSP430FR688x, MSP430FR688x1 Signal Descriptions (continued)
NAME
TERMINAL
PZ
NO. Seg.
PN
NO. Seg.
DESCRIPTION
General-purpose digital I/O
P3.6/UCA1CLK/TB0.2/Sx
USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI
42
S23
36
S19 ^{master mode)}
Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output
LCD segment output (segment number is package specific)
General-purpose digital I/O
P3.7/UCA1STE/TB0.3/Sx
USCI_A1: Slave transmit enable (SPI mode)
43 S22 37 S18
Timer_B TB0 CCR3 capture: CCI3B input, compare: Out3 output
LCD segment output (segment number is package specific)
General-purpose digital I/O
P8.0/RTCCLK/Sx
44 S21
RTC clock output for calibration
LCD segment output (segment number is package specific)
General-purpose digital I/O
P8.1/DMAE0/Sx
45 S20
DMA external trigger input
P8.2/Sx
46 S19
LCD segment output (segment number is package specific)
General-purpose digital I/O
LCD segment output (segment number is package specific)
General-purpose digital I/O
P8.3/MCLK/Sx
47 S18
MCLK output
LCD segment output (segment number is package specific)
General-purpose digital I/O
P2.3/UCA0STE/TB0OUTH/Sx 48
USCI_A0: Slave transmit enable (SPI mode)
38 S17
Switch all PWM outputs high impedance input - Timer_B TB0
LCD segment output (segment number is package specific)
General-purpose digital I/O
P2.2/UCA0CLK/TB0.4/
RTCCLK/Sx
49
USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI
master mode)
39
S16 _{Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output}
RTC clock output for calibration
LCD segment output (segment number is package specific)
General-purpose digital I/O
USCI_A0: Slave out, master in (SPI mode)
P2.1/UCA0SOMI/UCA0RXD/
TB0.5/DMAE0/Sx
50
USCI_A0: Receive data (UART mode)
40 S15 BSL receive (UART BSL)
Timer_B TB0 CCR5 capture: CCI5B input, compare: Out5 output
DMA external trigger input
LCD segment output (segment number is package specific)
Copyright © 2014–2015, Texas Instruments Incorporated
Terminal Configuration and Functions
15
Submit Documentation Feedback
Product Folder Links: MSP430FR6889 MSP430FR68891 MSP430FR6888 MSP430FR6887 MSP430FR5889
MSP430FR58891 MSP430FR5888 MSP430FR5887