MSP430FR6889 Datasheet, PDF (11/176 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP430FR6889, MSP430FR68891, MSP430FR6888, MSP430FR6887
MSP430FR5889, MSP430FR58891, MSP430FR5888, MSP430FR5887
SLASE32A – AUGUST 2014 – REVISED MARCH 2015
4.4 Signal Descriptions
Table 4-1 and Table 4-2 describe the device signals.
Table 4-1. MSP430FR688x, MSP430FR688x1 Signal Descriptions
NAME
TERMINAL
PZ
NO. Seg.
PN
NO. Seg.
DESCRIPTION
General-purpose digital I/O
P4.3/UCA0SOMI/UCA0RXD/
UCB1STE
1
USCI_A0: Slave out, master in (SPI mode)
1
USCI_A0: Receive data (UART mode)
USCI_B1: Slave transmit enable (SPI mode)
General-purpose digital I/O
P1.4/UCB0CLK/UCA0STE/
TA1.0/Sx
USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI
master mode)
2
S1
2
S3 _{USCI_A0: Slave transmit enable (SPI mode)}
Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output
LCD segment output (segment number is package specific)
General-purpose digital I/O
USCI_B0: Slave transmit enable (SPI mode)
P1.5/UCB0STE/
UCA0CLK/TA0.0/Sx
3
S0
3
S2
USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI
master mode)
Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output
LCD segment output (segment number is package specific)
General-purpose digital I/O
P1.6/UCB0SIMO/UCB0SDA/
TA0.1/Sx
4
USCI_B0: Slave in, master out (SPI mode)
USCI_B0: I²C data (I²C mode)
4
S1
BSL data (I²C BSL)
Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output
LCD segment output (segment number is package specific)
General-purpose digital I/O
P1.7/UCB0SOMI/UCB0SCL/
TA0.2/Sx
5
USCI_B0: Slave out, master in (SPI mode)
USCI_B0: I²C clock (I²C mode)
5
S0
BSL clock (I²C BSL)
Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output
R33/LCDCAP
P6.0/R23
LCD segment output (segment number is package specific)
Input/output port of most positive analog LCD voltage (V1)
6
6
LCD capacitor connection
General-purpose digital I/O
7
7
Input/output port of second most positive analog LCD voltage (V2)
General-purpose digital I/O
P6.1/R13/LCDREF
8
8
Input/output port of third most positive analog LCD voltage (V3 or V4)
External reference voltage input for regulated LCD voltage
General-purpose digital I/O
P6.2/COUT/R03
9
9
Comparator output
Input/output port of lowest analog LCD voltage (V5)
Copyright © 2014–2015, Texas Instruments Incorporated
Terminal Configuration and Functions
11
Submit Documentation Feedback
Product Folder Links: MSP430FR6889 MSP430FR68891 MSP430FR6888 MSP430FR6887 MSP430FR5889
MSP430FR58891 MSP430FR5888 MSP430FR5887