SM320C6727B-EP Datasheet, PDF (12/109 Pages) Texas Instruments – Floating-Point Digital Signal Processor

SM320C6727B-EP
SPRS793A – SEPTEMBER 2011 – REVISED OCTOBER 2011
www.ti.com
CAUTION
Changing the cache mode through CSR[7:5] does not invalidate any lines already in the
cache. To invalidate the cache after modifications are made to program space, the
control registers L1PISAR and L1PICR must be used.
12
Device Overview
Submit Documentation Feedback
Product Folder Link(s): SM320C6727B-EP
Copyright © 2011, Texas Instruments Incorporated