C8051F300_08 Datasheet, PDF (131/179 Pages) Silicon Laboratories – Mixed Signal ISP Flash MCU Family

C8051F300/1/2/3/4/5
14. UART0
UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART.
Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details
in Section “14.1. Enhanced Baud Rate Generation” on page 132). Received data buffering allows
UART0 to start reception of a second incoming data byte before software has finished reading the previous
data byte.
UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0).
The single SBUF0 location provides access to both transmit and receive registers. Reading SBUF0
accesses the buffered Receive register; writing SBUF0 accesses the Transmit register.
With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in
SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not
cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually
by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive
complete).
SFR Bus
Write to
SBUF
TB8
SET
D
Q
CLR
SBUF
(TX Shift)
Zero Detector
Stop Bit
Start
Tx Clock
Shift
Tx Control
Data
Send
Tx IRQ
TX
Crossbar
UART Baud
Rate Generator
SCON0
TI
Serial
Port
Interrupt
RI
Port I/O
Rx Clock
Start
Shift
Rx IRQ
Rx Control
0x1FF
RB8
Load
SBUF
Input Shift Register
(9 bits)
Load SBUF0
SBUF
(RX Latch)
Read
SBUF
SFR Bus
RX
Crossbar
Figure 14.1. UART0 Block Diagram
Rev. 2.9
131