RX62T_15 Datasheet, PDF (122/136 Pages) Renesas Technology Corp – Renesas MCUs

Under development ^{Preliminary document}
Specifications in this document are tentative and subject to change.
RX62T Group, RX62G Group
5. Electrical Characteristics
5.5 Power-on Reset Circuit, Voltage Detection Circuit Characteristics
Table 5.19 Power-on Reset Circuit, Voltage Detection Circuit Characteristics
Note:Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.
Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC
Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = Topr. Ta is the same under conditions 1 and 2.
Item
Symbol Min. Typ.
Max.
Unit
Test Conditions
Voltage detection Power-on reset (POR) V_POR
2.48 2.60
2.72
V
level
Voltage detection circuit Vdet1
2.68 2.80
2.92
(LVD)
Vdet2
2.98 3.10
3.22
Figure 5.20
Figure 5.21
Figure 5.22
Internal reset time
Min. VCC down time*1
Reply delay time
t_POR
t_VOFF
tdet
20
35
200
-
-
-
50
ms
-
us
200
us
Figure 5.21 and
Figure 5.22
Figure 5.20 to
Figure 5.22
Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = Topr
Item
Symbol Min. Typ.
Max.
Unit
Voltage detection Power-on reset (POR) V_POR
3.70 3.90
4.10
V
level
Voltage detection circuit Vdet1
3.95 4.15
4.35
(LVD)
Vdet2
4.40 4.60
4.80
Internal reset time
t_POR
20
35
50
ms
Min. VCC down time*1
Reply delay time
t_VOFF
tdet
200
-
-
-
-
us
200
us
Test Conditions
Figure 5.20
Figure 5.21
Figure 5.22
Figure 5.21 and
Figure 5.22
Figure 5.20 to
Figure 5.22
Note 1. The power-off time indicates the time when VCC is below the minimum value of voltage detection levels V_POR, V_det1, and V_det2
for the POR/ LVD.
VCC
VPOR
t _VOFF
Internal reset signal
(low valid)
Figure 5.20 Power-on Reset Timing
t POR
tdet
t POR
R01DS0096EJ0200 Rev.2.00
Jan 10, 2014
Page 122 of 134