NS32FX100-15 Datasheet, PDF (61/94 Pages) National Semiconductor (TI) – System Controller

3 0 System Interface (Continued)
FIGURE 3-18 Zone 3 (I O) Write Transaction Six Wait States
TL EE 11331 – 50
FIGURE 3-19 CPU DMA Arbitration
TL EE 11331 – 51
FIGURE 3-20 Spaced Memory Transaction Two Tidles after T4
TL EE 11331 – 52
61