NS32FX100-15 Datasheet, PDF (55/94 Pages) National Semiconductor (TI) – System Controller

3 0 System Interface (Continued)
FIGURE 3-5 Zones 0 1 (ROM SRAM) Write Transaction Zero Wait State
TL EE 11331 – 37
FIGURE 3-6 Zones 0 1 (ROM SRAM) Write Transaction One Wait State
TL EE 11331 – 38
55