English
Language : 

PIC18F2585_07 Datasheet, PDF (84/482 Pages) Microchip Technology – Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PIC18F2585/2680/4585/4680
TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2585/2680/4585/4680) (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on Details
POR, BOR on page:
RXF1EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 56, 303
RXF1EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 56, 303
RXF1SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17
EID16 xxx- x-xx 56, 302
RXF1SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 56, 302
RXF0EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 56, 303
RXF0EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 56, 303
RXF0SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17
EID16 xxx- x-xx 56, 302
RXF0SIDH
B5D7(8)
B5D6(8)
B5D5(8)
B5D4(8)
B5D3(8)
B5D2(8)
B5D1(8)
B5D0(8)
B5DLC(8)
Receive mode
SID10
B5D77
B5D67
B5D57
B5D47
B5D37
B5D27
B5D17
B5D07
—
SID9
B5D76
B5D66
B5D56
B5D46
B5D36
B5D26
B5D16
B5D06
RXRTR
SID8
B5D75
B5D65
B5D55
B5D45
B5D35
B5D25
B5D15
B5D05
RB1
SID7
B5D74
B5D64
B5D54
B5D44
B5D34
B5D24
B5D14
B5D04
RB0
SID6
B5D73
B5D63
B5D53
B5D43
B5D33
B5D23
B5D13
B5D03
DLC3
SID5
B5D72
B5D62
B5D52
B5D42
B5D32
B5D22
B5D12
B5D02
DLC2
SID4
B5D71
B5D61
B5D51
B5D41
B5D31
B5D21
B5D11
B5D01
DLC1
SID3
B5D70
B5D60
B5D50
B5D40
B5D30
B5D20
B5D10
B5D00
DLC0
xxxx xxxx 56, 302
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
-xxx xxxx 56, 300
B5DLC(8)
Transmit mode
B5EIDL(8)
B5EIDH(8)
B5SIDL(8)
Receive mode
B5SIDL(8)
Transmit mode
B5SIDH(8)
B5CON(8)
Receive mode
B5CON(8)
Transmit mode
B4D7(8)
B4D6(8)
B4D5(8)
B4D4(8)
B4D3(8)
B4D2(8)
B4D1(8)
B4D0(8)
B4DLC(8)
Receive mode
B4DLC(8)
Transmit mode
—
EID7
EID15
SID2
SID2
SID10
RXFUL
TXBIF
B4D77
B4D67
B4D57
B4D47
B4D37
B4D27
B4D17
B4D07
—
—
TXRTR
—
—
EID6
EID14
SID1
EID5
EID13
SID0
EID4
EID12
SRR
SID1
SID0
—
SID9
RXM1
SID8
SID7
RXRTRRO FILHIT4
TXABT TXLARB TXERR
B4D76
B4D66
B4D56
B4D46
B4D36
B4D26
B4D16
B4D06
RXRTR
B4D75
B4D65
B4D55
B4D45
B4D35
B4D25
B4D15
B4D05
RB1
B4D74
B4D64
B4D54
B4D44
B4D34
B4D24
B4D14
B4D04
RB0
TXRTR
—
—
DLC3
EID3
EID11
EXID
EXIDE
SID6
FILHIT3
TXREQ
B4D73
B4D63
B4D53
B4D43
B4D33
B4D23
B4D13
B4D03
DLC3
DLC3
DLC2
EID2
EID10
—
—
SID5
FILHIT2
RTREN
B4D72
B4D62
B4D52
B4D42
B4D32
B4D22
B4D12
B4D02
DLC2
DLC2
DLC1
EID1
EID9
EID17
EID17
SID4
FILHIT1
TXPRI1
B4D71
B4D61
B4D51
B4D41
B4D31
B4D21
B4D11
B4D01
DLC1
DLC1
DLC0 -x-- xxxx 56, 301
EID0
EID8
EID16
xxxx xxxx 56, 299
xxxx xxxx 56, 298
xxxx x-xx 56, 297
EID16 xxx- x-xx 56, 297
SID3
FILHIT0
xxxx x-xx 56, 296
0000 0000 56, 294
TXPRI0 0000 0000 56, 295
B4D70
B4D60
B4D50
B4D40
B4D30
B4D20
B4D10
B4D00
DLC0
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
xxxx xxxx 56, 299
-xxx xxxx 56, 300
DLC0 -x-- xxxx 56, 301
Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.
2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as ‘0’. See Section 4.4 “Brown-out Reset
(BOR)”.
3: These registers and/or bits are not implemented on PIC18F2X8X devices and are read as ‘0’. Reset values are shown for PIC18F4X8X
devices; individual unimplemented bits should be interpreted as ‘—’.
4: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as ‘0’. See Section 2.6.4 “PLL in
INTOSC Modes”.
5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as ‘0’. This bit is read-only.
6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes.
When disabled, these bits read as ‘0’.
7: CAN bits have multiple functions depending on the selected mode of the CAN module.
8: This register reads all ‘0’s until the ECAN™ technology is set up in Mode 1 or Mode 2.
9: These registers are available on PIC18F4X8X devices only.
DS39625C-page 82
Preliminary
© 2007 Microchip Technology Inc.