PIC18F4539 Datasheet, PDF (113/322 Pages) Microchip Technology – Enhanced FLASH Microcontrollers with Single Phase Induction Motor Control Kernel

PIC18FXX39
13.2 Timer3 Interrupt
The TMR3 Register pair (TMR3H:TMR3L) increments
from 0000h to FFFFh and rolls over to 0000h. The
TMR3 Interrupt, if enabled, is generated on overflow,
which is latched in interrupt flag bit, TMR3IF
(PIR2<1>). This interrupt can be enabled/disabled by
setting/clearing TMR3 interrupt enable bit, TMR3IE
(PIE2<1>).
TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
All Other
RESETS
INTCON
PIR2
PIE2
IPR2
TMR3L
TMR3H
T1CON
T3CON
Legend:
GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 0000 000x 0000 000u
—
—
—
EEIF
BCLIF LVDIF TMR3IF
—
---0 0000 ---0 0000
—
—
—
EEIE BCLIE LVDIE TMR3IE
—
---0 0000 ---0 0000
—
—
—
EEIP BCLIP LVDIP TMR3IP
—
---1 1111 ---1 1111
Holding Register for the Least Significant Byte of the 16-bit TMR3 Register
xxxx xxxx uuuu uuuu
Holding Register for the Most Significant Byte of the 16-bit TMR3 Register
xxxx xxxx uuuu uuuu
RD16
—
T1CKPS1 T1CKPS0 —
T1SYNC TMR1CS TMR1ON 0-00 0000 u-uu uuuu
RD16
—
T3CKPS1 T3CKPS0 ^—
T3SYNC TMR3CS TMR3ON 0000 0000 uuuu uuuu
x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.
 2002 Microchip Technology Inc.
Preliminary
DS30485A-page 111