MB86967 Datasheet, PDF (6/129 Pages) Fujitsu Component Limited. – LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces

MB86967
s PIN DESCRIPTION
• System interface pins in PC card mode
Pin no.
18 to 23,
25,
27 to 29,
85,
87 to 91
4 to 14
82
83
96
95
93
64
63
15
17
3
Symbol
PD0 to PD15
PA0 to PA10
CE1
CE2
OE
WE
REG
RESET1
RESET2
IORD
IOWR
WAIT
Pin name
PC CARD DATA BUS
PC CARD ADDRESS
BUS
CARD ENABLE 1,2
OUTPUT ENABLE
WRITE ENABLE
REGISTER SELECT
HARDWARE RESET1
(Active High)
HARDWARE RESET2
(Active High)
I/O READ
I/O WRITE
WAIT
I/O
Function
BD PD15 for most significant bit and PD0 for least
significant bit. A built-in 150-kΩ pull-down resistor
eliminates the need for any resistor on the card.
ID PA10 for most significant bit and PA0 for least
significant bit. PA0 is invalid at word access. A built-in
150-kΩ pull-down resistor eliminates the need for any
resistor on the card.
IU CE1 controls even addresses and CE2 controls odd
addresses. At power-on or after reset-canceling,
these pins must be kept High for 20 ms to initialize
the I/O card.
IU This pin is used to control the output of read data
from attribute memory space.
IU This pin is used to control a write operation to
attribute memory space.
IU This pin must be kept Non-active High at access to
common memory. Keeping this pin Low accesses
attribute memory by OE/WE. The I/O area is
accessed by IORD/IOWE. Attribute memory is
allocated only to even addresses. Therefore, for word
access, data signals PD0 to PD7 are valid and PD8
to PD15 are invalid. Access to odd addresses is
disabled at byte access. When setting IORD/IOWE
Low during DMA operation, REG must be kept High
to prevent illegal access.
ISU This pin is used to clear the card configuration
register (CCR), set the card to an unset state (IC
card interface mode), and initialize the pointers and
registers in the LAN controller and 10BASE-T
transceiver. When power is applied to the card, the
system must keep this pin High or high-impedance
for 1 ms after the power supply has stabilized. A built-
in 150-kΩ pull-down resistor eliminates the need for
any resistor on the card.
ISD This pin is internally ORed with RESET1 and
contains a 50-kΩ pull-down resistor.
IU This pin is used to read data from the I/O area. The
MB86967 sends no response to IORD until a write
operation to the CCR sets the card to the I/O card
interface mode.
IU This pin is used to write data to the I/O area. The
MB86967 sends no response to IOWR until a write
operation to the CCR sets the card to the I/O card
interface mode.
O A Low level is output to this pin to delay the end of an
I/O access cycle in progress.
(Continued)
6