English
Language : 

MB86967 Datasheet, PDF (48/129 Pages) Fujitsu Component Limited. – LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces
MB86967
(10) DLCR14 and DLCR15: TDR Registers
DLCR14
Bit 7
TDR7
Bit 6
TDR6
Bit 5
TDR5
DLCR15
0
0
TDR13
Bit 4
TDR4
TDR12
Bit 3
TDR3
TDR11
Bit 2
TDR2
TDR10
Bit 1
TDR1
TDR9
Bit 0
TDR0
TDR8
DLCR14 and DLCR15 are 14-bit counters that are reset at the start of transmission to count the transmit bits
until a collision occurs or the carrier is dropped.
They are read-only registers. The read values of bits 7 and 6 of DLCR15 is always 0.
2.2 Multicast Address Registers
MAR8
MAR9
MAR10
MAR11
MAR12
MAR13
MAR14
MAR15
Bit 7
MID7
MID15
MID23
MID31
MID39
MID47
MID55
MID63
Bit 6
MID6
MID14
MID22
MID30
MID38
MID46
MID54
MID62
Bit 5
MID5
MID13
MID21
MID29
MID37
MID45
MID53
MID61
Bit 4
MID4
MID12
MID20
MID28
MID36
MID44
MID52
MID60
Bit 3
MID3
MID11
MID19
MID27
MID35
MID43
MID51
MID59
Bit 2
MID2
MID10
MID18
MID26
MID34
MID42
MID50
MID58
Bit 1
MID1
MID9
MID17
MID25
MID33
MID41
MID49
MID57
Bit 0
MID0
MID8
MID16
MID24
MID32
MID40
MID48
MID56
The multicast address registers select the multicast address packet to receive when the Address Match Mode
bits of DLCR5 are set to 1 and 0, respectively. Multicast addresses are input to a 32-bit CRC circuit and grouped
into 64 by the six rightmost bits of the calculated CRC. Packets with multicast addresses of groups in which set
the bits corresponding to the multicast address registers are received.
The initial values of the multicast address registers are undefined. Reading and writing are possible only when
bit 7 (ENA DLC) of DLCR6 is 1.
2.3 Buffer Memory Port Registers
(1) BMPR8: Buffer Memory Port
BMPR8
Bit 7
BMP7
BMP15
Bit 6
BMP6
BMP14
Bit 5
BMP5
BMP13
Bit 4
BMP4
BMP12
Bit 3
BMP3
BMP11
Bit 2
BMP2
BMP10
Bit 1
BMP1
BMP9
Bit 0
BMP0
BMP8
BMPR8 is a data port for transferring transmit and receive data between the host system and buffer memory.
When the system interface is in the byte mode, BMPR8 serves as an 8-bit I/O port. When the system interface
is in the 16-bit bus mode, BMPR8 serves as a 16-bit I/O port. In the 16-bit bus mode, other registers can be
accessed in both bytes and words, but this register can be accessed only in words.
In the 16-bit bus mode, setting bit 0 (BYTE SWAP) of DLCR7 permits order swapping between MSB and LSB,
allowing this register to work with both Intel and Motorola processors.
48