MC68HC705P9 Datasheet, PDF (71/160 Pages) Motorola, Inc – HCMOS Microcontroller Unit

Freescale Semiconductor, Inc.
Resets and Interrupts
Interrupts
5.4.3 Timer Interrupts
The capture/compare timer can generate the following interrupts:
• Input capture interrupt
• Output compare interrupt
• Timer overflow interrupt
Setting the I bit in the condition code register disables timer interrupts.
5.4.3.1 Input Capture Interrupt
An input capture interrupt request occurs if the input capture flag, ICF,
becomes set while the input capture interrupt enable bit, ICIE, is also set.
ICF is in the timer status register, and ICIE is in the timer control register.
5.4.3.2 Output Compare Interrupt
An output compare interrupt request occurs if the output compare flag,
OCF, becomes set while the output compare interrupt enable bit, OCIE,
is also set. OCF is in the timer status register, and OCIE is in the timer
control register.
5.4.3.3 Timer Overflow Interrupt
A timer overflow interrupt request occurs if the timer overflow flag, TOF,
becomes set while the timer overflow interrupt enable bit, TOIE, is also
set. TOF is in the timer status register, and TOIE is in the timer control
register.
MC68HC705P9 — Rev. 4.0
MOTOROLA
Resets and Interrupts
For More Information On This Product,
Go to: www.freescale.com
Technical Data
71