MC9S08JM16 Datasheet, PDF (156/386 Pages) Freescale Semiconductor, Inc – Microcontrollers

Analog-to-Digital Converter (S08ADC12V1)
than V_REFL, the converter circuit converts it to 0x000. Input voltages between V_REFH and V_REFL are
straight-line linear conversions. There is a brief current associated with V_REFL when the sampling
capacitor is charging. The input is sampled for 3.5 cycles of the ADCK source when ADLSMP is low, or
23.5 cycles when ADLSMP is high.
For minimal loss of accuracy due to current injection, pins adjacent to the analog input pins must not be
transitioning during conversions.
10.6.2 Sources of Error
Several sources of error exist for A/D conversions. These are discussed in the following sections.
10.6.2.1 Sampling Error
For proper conversions, the input must be sampled long enough to achieve the proper accuracy. Given the
maximum input resistance of approximately 7kΩ and input capacitance of approximately 5.5 pF, sampling
to within 1/4LSB (at 12-bit resolution) can be achieved within the minimum sample window (3.5 cycles @
8 MHz maximum ADCK frequency) provided the resistance of the external analog source (R_AS) is kept
below 2 kΩ.
Higher source resistances or higher-accuracy sampling is possible by setting ADLSMP (to increase the
sample window to 23.5 cycles) or decreasing ADCK frequency to increase sample time.
10.6.2.2 Pin Leakage Error
Leakage on
If this error
the I/O pins can cause conversion error if the external
cannot be tolerated by the application, keep R_AS lower
analog source
than V_DDAD /
(r2es^Ni*stIa_Lⁿ_E^c_A^e_K^()RfAor^{S)leissshtihgahn.}
1/4LSB leakage error (N = 8 in 8-bit, 10 in 10-bit or 12 in 12-bit mode).
10.6.2.3 Noise-Induced Errors
System noise that occurs during the sample or conversion process can affect the accuracy of the
conversion. The ADC accuracy numbers are guaranteed as specified only if the following conditions are
met:
• There is a 0.1 μF low-ESR capacitor from V_REFH to V_REFL.
• There is a 0.1 μF low-ESR capacitor from V_DDAD to V_SSAD.
• If inductive isolation is used from the primary supply, an additional 1 μF capacitor is placed from
V_DDAD to V_SSAD.
• V_SSAD (and V_REFL, if connected) is connected to V_SS at a quiet point in the ground plane.
• Operate the MCU in wait or stop3 mode before initiating (hardware triggered conversions) or
immediately after initiating (hardware or software triggered conversions) the ADC conversion.
— For software triggered conversions, immediately follow the write to ADCSC1 with a wait
instruction or stop instruction.
— For stop3 mode operation, select ADACK as the clock source. Operation in stop3 reduces V_DD
noise but increases effective conversion time due to stop recovery.
MC9S08JM16 Series Data Sheet, Rev. 2
156
Freescale Semiconductor