1GB-DDR3L-AS4C64M16D3L Datasheet, PDF (30/90 Pages) Alliance Semiconductor Corporation – JEDEC Standard Compliant

1Gb DDR3L – AS4C64M16D3L
NOTE 23: One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance
error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the ‘Output Driver Voltage
and Temperature Sensitivity’ and ‘ODT Voltage and Temperature Sensitivity’ tables. The appropriate interval
between ZQCS commands can be determined from these tables and other application-specific parameters.
One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage
(Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by
the following formula:
ZQCorrection
(TSens × Tdriftrate) + (VSens × Vdriftrate)
where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature
and voltage sensitivities.
For example, if TSens = 1.5% / oC, VSens = 0.15% / mV, Tdriftrate = 1 oC / sec and Vdriftrate = 15 mV / sec, then
the interval between ZQCS commands is calculated as:
0.5
= 0.133 128ms
(1.5 × 1) + (0.15 × 15)
NOTE 24: n = from 13 cycles to 50 cycles. This row defines 38 parameters.
NOTE 25: tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following
falling edge.
NOTE 26: tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following
rising edge.
NOTE 27: The tIS(base) AC135 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of
derating to accommodate for the lower alternate threshold of 135 mV and another 25 ps to account for the earlier
reference point [(160 mv - 135 mV) / 1 V/ns].
NOTE 28: Pulse width of a input signal is defined as the width between the first crossing of Vref(dc) and the consecutive
crossing of Vref(dc).
NOTE 29: tDQSL describes the instantaneous differential input low pulse width on DQS - DQS#, as measured from one
falling edge to the next consecutive rising edge.
NOTE 30: tDQSH describes the instantaneous differential input high pulse width on DQS - DQS#, as measured from one
rising edge to the next consecutive falling edge.
NOTE 31: tDQSH,act + tDQSL,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing
parameter in the application.
NOTE 32: tDSH,act + tDSS,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing
parameter in the application.
NOTE 33: The CL and CWL settings result in tCK requirements. When making a selection of tCK, both CL and CWL
requirement settings need to be fulfilled.
Confidential
30
Rev. 2.0
Aug. /2014