MDS212 Datasheet, PDF (87/111 Pages) Zarlink Semiconductor Inc – 12-Port 10/100Mbps Ethernet Switch

MDS212
Data Sheet
• MAC Address for Port n = Base MAC Address + MAC Offset [n] where n = {0..12}
• MAC Offset[n] is defined by the following registers
18.2.10.8 ADAOR0 - MAC Offset Address Register 0
• MAC Offset Address for Port [7:0], 4-bit per port
• Access:
Non-Zero-Wait-State, Direct Access,
• Address:
h608
Write/Read
31
28 27
24 23
20 19
16 15
12 11
87
43
0
Port7_offset Port6_offset Port5_offset Port4_offset Port3_offset Port2_offset Port1_offset Port0_offset
Bit [3:0]
Bit [7:4]
Bit [11:8]
Bit [15:12]
Bit [19:16]
Bit [23:20]
Bit [27:24]
Bit [31:28]
MAC Offset address for Port 0
MAC Offset address for Port 1
MAC Offset address for Port 2
MAC Offset address for Port 3
MAC Offset address for Port 4
MAC Offset address for Port 5
MAC Offset address for Port 6
MAC Offset address for Port 7
Usage: There are three ways to assign the MAC address to each port. All ports in the same device share the 44
MSBs, MAC[47:4] in ADAR[0:1], while the 4 LSBs, MAC Offset [3:0] can be assigned as follows:
1. In a managed system, if the device does not support port trunking,
MAC_Offset[3:0]= the port number.
2. In a managed system where device supports port trunking, the ports in the
same trunk group shares the same MAC[3:0]. The value of MAC[3:0] is
assigned by the smallest port number in the Trunk Group.
3. In a managed system, if BIT [18] of DCR2, SMAC=0, all ports are assigned
to a single MAC.
4. In an unmanaged system, MAC[3:0] is fixed for all devices (i.e., only one
MAC[3:0] address for the whole system).
18.2.10.9 ADAOR1 - MAC Offset Address Register 1
• MAC Offset Address for Port [12:8], 4-bit per port
• Access:
Non-Zero-Wait-State, Direct Access,
• Address:
h60C
Write/Read
31
Bit [3:0]
Bit [7:4]
Bit [11:8]
Bit [15:12]
Bit [31:16]
16 15
12 11
87
43
0
Port11_offset Port10_offset Port9_offset Port8_offset
MAC Offset address for Port 8
MAC Offset address for Port 9
MAC Offset address for Port 10
MAC Offset address for Port 11
Reserved
87
Zarlink Semiconductor Inc.