English
Language : 

DS824 Datasheet, PDF (39/55 Pages) Xilinx, Inc – LogiCORE IP AXI Bus Functional Models (v3.00.a)
LogiCORE IP AXI Bus Functional Models (v3.00.a)
15. Write burst that is longer than the data it is sending example
cdn_axi3_example_memory_mode_test.v
The example test (simulation/cdn_axi3_example_memory_mode_test.v) contains the slave code to ensure
that the slave BFM is configured as a 4 KB memory model. The master code in this test writes maximum length
bursts into the memory and reads them back. It does this with two different sets of test values.
The VHDL example test bench and example test for the AXI3 BFMs is shown in Figure 4.
X-Ref Target - Figure 4
CDN?AXI?EXAMPLE?TESTVHD
-ASTER
0ROCEDURAL"LOCK
3LAVE
0ROCEDURAL"LOCK
CDN?AXI?EXAMPLE?PACKAGEVHD
CDN?AXI?EXAMPLE?MASTER?V?VHD?TBV
!8)-!34%2"&-
#ONFIGURATION
&UNCTION!0)
#HANNEL!0)
3IGNAL)NTERFACE
CDN?AXI?EXAMPLE?SLAVE?V?VHD?TBV
!8)3,!6%"&-
#ONFIGURATION
&UNCTION!0)
#HANNEL!0)
3IGNAL)NTERFACE
Figure 4: AXI3 BFM VHDL Example Test Bench and Example Test
The example test bench has the master and slave BFMs connected directly to each other. This gives visibility into
both sides of the code (master code and slave code) required to hit the scenarios detailed in the example tests.
cdn_axi3_example_test1.vhd to cdn_axi3_example_test15.vhd
The example test (simulation/cdn_axi3_example_test1.vhd to cdn_axi3_example_test15.vhd)
contains the master and slave test code to simulate the following scenarios (scenario#1 is covered in Test1,
scenario#2 in Test2 and so on):
1. Simple sequential write and read burst transfers example
2. Looped sequential write and read transfers example
3. Parallel write and read burst transfers example
4. Narrow write and read transfers example
5. Unaligned write and read transfers example
6. Narrow and unaligned write and read transfers example
7. Out of order write and read burst example
8. Write Bursts performed in two different ways; Data before address, and data with address concurrently
9. Write data interleaving example
DS824 July 25, 2012
www.xilinx.com
39
Product Specification