DS824 Datasheet, PDF (21/55 Pages) Xilinx, Inc – LogiCORE IP AXI Bus Functional Models (v3.00.a)

LogiCORE IP AXI Bus Functional Models (v3.00.a)
Table 12: Channel Level API for AXI3 Slave BFM (Cont’d)
API Task Name and Description
Inputs
RECEIVE_WRITE_DATA
This task drives the WREADY signal and monitors the write
data bus for write transfers coming from the master that have
the specified ID tag (unless the IDValid bit =0). It then returns
the data associated with the transaction and the status of the
last flag.
Note: This would need to be called multiple times for a
burst > 1.
ID: Write ID tag
IDValid: Bit to indicate if the ID
input parameter is to be used.
When set to 1 the ID is valid and
used, when set to 0 it is ignored.
If the IDValid bit is 0 then the input ID tag is not used and the
next available write data transfer is sampled.
This task emits a “write_data_transfer_complete” event upon
completion.
RECEIVE_WRITE_BURST
ID: Write ID tag
This task receives and processes a write burst on the write IDValid: Bit to indicate if the ID
data channel with the specified ID (unless the IDValid bit =0). input parameter is to be used.
It does not wait for the write address transfer to be received. When set to 1 the ID is valid and
This task uses the RECEIVE_WRITE_DATA task from the used, when set to 0 it is ignored.
channel level API.
ADDR: Write Address
If the IDValid bit is 0 then the input ID tag is not used and the _{LEN: Burst Length}
next available write burst is sampled.
SIZE: Burst Size
This task returns when the complete write burst is complete.
This task automatically supports narrow transfers and
BURST: Burst Type
unaligned transfers; that is, this task aligns the output data
with the burst so the final output data should only contain
valid data (up to the size of the burst data, shown by the
output datasize).
This task emits a “write_data_burst_complete” event upon
completion.
RECEIVE_WRITE_BURST_NO_CHECKS
This task receives and processes a write burst on the write
data channel blindly, that is, with no checking of length, size
or anything else.
This task uses the RECEIVE_WRITE_DATA task from the
channel level API. This task returns when the complete write
burst is complete. This task automatically supports narrow
transfers and unaligned transfers; that is, this task aligns the
output data with the burst so the final output data should only
contain valid data (up to the size of the burst data, shown by
the output datasize).
ID: Write ID tag
Outputs
DATA: Data transferred from
the master
STRB: Strobe signals used
to validate the data
LAST: Last transfer flag
IDTAG: Sampled ID tag
DATA: Data received from
the write burst
DATASIZE: The size in bytes
of the valid data contained in
the output data vector
IDTAG: Sampled ID tag
DATA: Data received from
the write burst
DATASIZE: The size in bytes
of the valid data contained in
the output data vector
DS824 July 25, 2012
www.xilinx.com
21
Product Specification