English
Language : 

DS824 Datasheet, PDF (26/55 Pages) Xilinx, Inc – LogiCORE IP AXI Bus Functional Models (v3.00.a)
LogiCORE IP AXI Bus Functional Models (v3.00.a)
The function level API for the AXI4 Master BFM is detailed in Table 15.
Table 15: Function Level API for AXI4 Master BFM
API Task Name and Description
Inputs
Outputs
READ_BURST
This task does a full read process. It is
composed of the tasks
SEND_READ_ADDRESS and
RECEIVE_READ_BURST from the channel
level API. This task returns when the read
transaction is complete.
ID: Read ID tag
ADDR: Read Address
LEN: Burst Length
SIZE: Burst Size
BURST: Burst Type
LOCK: Lock Type
CACHE: Cache Type
PROT: Protection Type
REGION: Region Identifier
QOS: Quality of Service Signals
ARUSER: Address Read User
Defined Signals
DATA: Valid data transferred by the
slave
RESPONSE: This is a vector that is
created by concatenating all slave read
responses together
RUSER: This is a vector that is created
by concatenating all slave read user
signal data together
WRITE_BURST
This task does a full write process. It is
composed of the tasks
SEND_WRITE_ADDRESS,
SEND_WRITE_BURST and
RECEIVE_WRITE_RESPONSE from the
channel level API.
This task returns when the complete write
transaction is complete.
This task automatically supports the
generation of narrow transfers and unaligned
transfers.
ID: Write ID tag
ADDR: Write Address
LEN: Burst Length
SIZE: Burst Size
BURST: Burst Type
LOCK: Lock Type
CACHE: Cache Type
PROT: Protection Type
DATA: Data to send
DATASIZE: The size in bytes of the
valid data contained in the input data
vector
REGION: Region Identifier
QOS: Quality of Service Signals
AWUSER: Address Write User
Defined Signals
WUSER: This is a vector that is
created by concatenating all write
transfer user signal data together
RESPONSE: The slave write response
from the following: [OKAY, EXOKAY,
SLVERR, DECERR]
BUSER: Write Response Channel User
Defined Signals
WRITE_BURST_CONCURRENT
This task does the same function as the
WRITE_BURST task; however, it performs the
write address and write data phases
concurrently.
ID: Write ID tag
ADDR: Write Address
LEN: Burst Length
SIZE: Burst Size
BURST: Burst Type
LOCK: Lock Type
CACHE: Cache Type
PROT: Protection Type
DATA: Data to send
DATASIZE: The size in bytes of the
valid data contained in the input data
vector
REGION: Region Identifier
QOS: Quality of Service Signals
AWUSER: Address Write User
Defined Signals
WUSER: This is a vector that is
created by concatenating all write
transfer user signal data together
RESPONSE: The slave write response
from the following: [OKAY, EXOKAY,
SLVERR, DECERR]
BUSER: Write Response Channel User
Defined Signals
DS824 July 25, 2012
www.xilinx.com
26
Product Specification