English
Language : 

DS692 Datasheet, PDF (20/41 Pages) Xilinx, Inc – Radiation-Hardened
Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and AC Switching Characteristics
Table 31: Output Delay Measurement Methodology (Cont’d)
Description
I/O Standard Attribute
PCI, 66 MHz, 3.3V
PCI66_3 (rising edge)
PCI66_3 (falling edge)
PCI-X, 133 MHz, 3.3V
PCIX (rising edge)
PCIX (falling edge)
GTL (Gunning Transceiver Logic)
GTL
GTL Plus
GTLP
HSTL (High-Speed Transceiver Logic), Class I
HSTL_I
HSTL, Class II
HSTL_II
HSTL, Class III
HSTL_III
HSTL, Class IV
HSTL_IV
HSTL, Class I, 1.8V
HSTL_I_18
HSTL, Class II, 1.8V
HSTL_II_18
HSTL, Class III, 1.8V
HSTL_III_18
HSTL, Class IV, 1.8V
HSTL_IV_18
SSTL (Stub Series Terminated Logic), Class I, 1.8V
SSTL18_I
SSTL, Class II, 1.8V
SSTL18_II
SSTL, Class I, 2.5V
SSTL2_I
SSTL, Class II, 2.5V
SSTL2_II
LVDS (Low-Voltage Differential Signaling), 2.5V
LVDS_25
LVDSEXT (LVDS Extended Mode), 2.5V
LVDS_25
BLVDS (Bus LVDS), 2.5V
BLVDS_25
LDT (HyperTransport), 2.5V
LDT_25
LVDCI/HSLVDCI
(Low-Voltage Digitally Controlled Impedance), 3.3V
LVDCI_33, HSLVDCI_33
LVDCI/HSLVDCI, 2.5V
LVDCI_25, HSLVDCI_25
LVDCI/HSLVDCI, 1.8V
LVDCI_18, HSLVDCI_18
LVDCI/HSLVDCI, 1.5V
LVDCI_15, HSLVDCI_15
HSTL (High-Speed Transceiver Logic), Class I and II, with DCI HSTL_I_DCI, HSTL_II_DCI
HSTL, Class III and IV, with DCI
HSTL_III_DCI, HSTL_IV_DCI
HSTL, Class I and II, 1.8V, with DCI
HSTL_I_DCI_18, HSTL_II_DCI_18
HSTL, Class III and IV, 1.8V, with DCI
HSTL_III_DCI_18,
HSTL_IV_DCI_18
SSTL (Stub Series Terminated Logic), Class I and II, 1.8V, SSTL18_I_DCI, SSTL18_II_DCI
with DCI
SSTL, Class I and II, 2.5V, with DCI
SSTL2_I_DCI, SSTL2_II_DCI
GTL (Gunning Transceiver Logic) with DCI
GTL_DCI
GTL Plus with DCI
GTLP_DCI
Notes:
1. CREF is the capacitance of the probe, nominally 0 pF.
2. Per PCI specifications.
3. Per PCI-X specifications.
4. The value given is the differential input voltage.
RREF
( Ω)
25
25
25
25
25
25
50
25
50
25
50
25
50
25
50
25
50
25
100
100
100
100
1M
CREF(1)
( pF )
10(2)
10(2)
10(3)
10(3)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
VMEAS
(V)
0.94
2.03
0.94
2.03
0.8
1.0
VREF
VREF
0.9
0.9
VREF
VREF
1.1
1.1
VREF
VREF
VREF
VREF
0(4)
0(4)
0(4)
0(4)
1.65
1M
0
1.25
1M
0
0.9
1M
0
0.75
50
0
VREF
50
0
0.9
50
0
VREF
50
0
1.1
50
0
VREF
50
0
VREF
50
0
0.8
50
0
1.0
VREF
(V)
0
3.3
3.3
1.2
1.5
0.75
0.75
1.5
1.5
0.9
0.9
1.8
1.8
0.9
0.9
1.25
1.25
1.2
1.2
0
0.6
0
0
0
0
0.75
1.5
0.9
1.8
0.9
1.25
1.2
1.5
DS692 (v1.3.1) January 16, 2015
Product Specification
www.xilinx.com
Send Feedback
20