DS90UH947-Q1 Datasheet, PDF (66/87 Pages) Texas Instruments – 1080p OpenLDI to FPD-Link III Serializer with HDCP

DS90UH947-Q1
SNLS455 – NOVEMBER 2014
ADD
(dec)
195
ADD
(hex)
0xC3
Register Name
HDCP_CTL
www.ti.com
Table 10. Serial Control Bus Registers (continued)
Bit(s)
7
6
5
4
3
2
1
0
Register
Type
RW
RW
RW
RW
RW
RW
RW
Default
(hex)
0x00
0x00
Function
Description
HDCP_RST
HDCP Reset : Setting this bit will reset the HDCP transmitter and dis-
able HDCP authentication. This bit is self-clearing.
Reserved.
KSV_LIST_VALI KSV List Valid : The controller sets this bit after validating the
D
Repeater’s KSV List against the Key revocation list. This allows
completion of the Authentication process. This bit is self-clearing.
KSV_VALID
KSV Valid : The controller sets this bit after validating the Receiver’s
KSV against the Key revocation list. This allows continuation of the
Authentication process. This bit will be cleared upon assertion of the
KSV_RDY flag in the HDCP_STS register. Setting this bit to a 0 will
have no effect.
HDCP_ENC_DI HDCP Encrypt Disable : Disables HDCP encryption. Setting this bit to
S
a 1 will cause video data to be sent without encryption. Authen-tication
status will be maintained. This bit is self-clearing.
HDCP_ENC_EN
HDCP Encrypt Enable : Enables HDCP encryption. When set, if the
device is authenticated, encrypted data will be sent. If device is not
authenticated, a blue screen will be sent. Encryption should always be
enabled when video data requiring content protection is being
supplied to the transmitter. When this bit is not set, video data will be
sent without encryption. Note that when CFG_ENC_MODE is set to
Enc_Always, this bit will be read only with a value of 1.
HDCP_DIS
HDCP Disable: Disables HDCP authentication. Setting this bit to a 1
will disable the HDCP authentication. This bit is self-clearing.
HDCP_EN
HDCP Enable/Restart: Enables HDCP authentication. If HDCP is
already en-abled, setting this bit to a 1 will restart authentication.
Setting this bit to a 0 will have no effect. A register read will return the
current HDCP enabled status.
66
Submit Documentation Feedback
Product Folder Links: DS90UH947-Q1
Copyright © 2014, Texas Instruments Incorporated