DS90UH947-Q1 Datasheet, PDF (51/87 Pages) Texas Instruments – 1080p OpenLDI to FPD-Link III Serializer with HDCP

www.ti.com
ADD
(dec)
72
ADD
(hex)
0x48
Register Name
APB_CTL
73
0x49 APB_ADR0
75
0x4B APB_DATA0
79
0x4F BRIDGE_CTL
Copyright © 2014, Texas Instruments Incorporated
DS90UH947-Q1
SNLS455 – NOVEMBER 2014
Table 10. Serial Control Bus Registers (continued)
Bit(s)
7:5
4:3
2
1
0
7:0
7:0
7
6
5
4:2
1
0
Register
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Default
(hex)
0x00
0x00
0x00
Strap
Strap
0x00
0x00
Function
Description
Reserved.
APB_SELECT
APB Select: Selects target for register access:
00 : Reserved.
01 : Reserved.
10 : Configuration Data (read only).
11 : Die ID (read only).
APB_AUTO_INC APB Auto Increment:
Enables auto-increment mode. Upon completion of an APB read or
write, the APB address will automatically be incremented by 0x1.
APB_READ
Start APB Read:
Setting this bit to a 1 will begin an APB read. Read data will be
available in the APB_DATA0 register. The APB_ADR0 register should
be programmed prior to setting this bit. This bit will be cleared when
the read is complete.
APB_ENABLE
APB Interface Enable:
Set to a 1 to enable the APB interface. The APB_SELECT bits
indicate what device is selected.
APB_ADR0
APB address byte 0 (LSB).
APB_DATA0
Byte 0 (LSB) of the APB Interface Data.
OLDI_MAPSEL
OpenLDI Bit Map Select.
Determines data mapping on the OpenLDI interface.
0: OpenLDI mapping.
1: SPWG mapping.
OLDI_MAPSEL is initially loaded from the MODE_SEL1 pin strap
options.
OLDI_IN_MODE
OpenLDI Receiver Input Mode.
Determines operating mode of OpenLDI Receive Interface.
0: Dual-pixel mode.
1: Single-pixel mode.
OLDI_IN_MODE is initially loaded from the MODE_SEL0 pin strap
options.
OLDI_IN_SWAP
OLDI Receive input swap:
Swaps OLDI input ports. If OLDI_IN_MODE is set to 0 (single), then
the secondary port is used. If OLDI_IN_MODE is set to 1 (dual), then
the ports are swapped.
Reserved.
CFG_INIT
Initialize Configuration from Non-Volatile Memory:
Causes a reload of the configuration data from the non-volatile
memory. This bit will be cleared when the initialization is complete.
Reserved.
Product Folder Links: DS90UH947-Q1
Submit Documentation Feedback
51